This commits implements the "active bpc" drm property for the AMD GPU driver.

Signed-off-by: Werner Sembach <w...@tuxedocomputers.com>
---
 .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c  | 18 +++++++++++++++++-
 .../display/amdgpu_dm/amdgpu_dm_mst_types.c    |  4 +++-
 2 files changed, 20 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c 
b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
index 6e82889271d5..52a057c585b1 100644
--- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
+++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
@@ -7519,8 +7519,10 @@ void amdgpu_dm_connector_init_helper(struct 
amdgpu_display_manager *dm,
                                adev->mode_info.underscan_vborder_property,
                                0);
 
-       if (!aconnector->mst_port)
+       if (!aconnector->mst_port) {
                drm_connector_attach_max_bpc_property(&aconnector->base, 8, 16);
+               drm_connector_attach_active_bpc_property(&aconnector->base, 8, 
16);
+       }
 
        /* This defaults to the max in the range, but we want 8bpc for non-edp. 
*/
        aconnector->base.state->max_bpc = (connector_type == 
DRM_MODE_CONNECTOR_eDP) ? 16 : 8;
@@ -8890,6 +8892,20 @@ static void amdgpu_dm_atomic_commit_tail(struct 
drm_atomic_state *state)
                mutex_unlock(&dm->dc_lock);
        }
 
+       /* Extract information from crtc to communicate it to userspace as 
connector properties */
+       for_each_new_connector_in_state(state, connector, new_con_state, i) {
+               struct drm_crtc *crtc = new_con_state->crtc;
+               if (crtc) {
+                       new_crtc_state = drm_atomic_get_new_crtc_state(state, 
crtc);
+                       dm_new_crtc_state = to_dm_crtc_state(new_crtc_state);
+                       if (dm_new_crtc_state->stream)
+                               new_con_state->active_bpc = 
convert_dc_color_depth_into_bpc(
+                                       
dm_new_crtc_state->stream->timing.display_color_depth);
+               }
+               else
+                       new_con_state->active_bpc = 0;
+       }
+
        /* Count number of newly disabled CRTCs for dropping PM refs later. */
        for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state,
                                      new_crtc_state, i) {
diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_mst_types.c 
b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_mst_types.c
index 9b221db526dc..2a8dc6b2c6c7 100644
--- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_mst_types.c
+++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_mst_types.c
@@ -397,8 +397,10 @@ dm_dp_add_mst_connector(struct drm_dp_mst_topology_mgr 
*mgr,
        }
 
        connector->max_bpc_property = master->base.max_bpc_property;
-       if (connector->max_bpc_property)
+       if (connector->max_bpc_property) {
                drm_connector_attach_max_bpc_property(connector, 8, 16);
+               drm_connector_attach_active_bpc_property(&aconnector->base, 8, 
16);
+       }
 
        connector->vrr_capable_property = master->base.vrr_capable_property;
        if (connector->vrr_capable_property)
-- 
2.25.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to