== Series Details ==

Series: Per context dynamic (sub)slice power-gating (rev5)
URL   : https://patchwork.freedesktop.org/series/48194/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
1edac7cf7ca4 drm/i915/execlists: Move RPCS setup to context pin
f72f696a198a drm/i915: Record the sseu configuration per-context & engine
fd0031f4d6e0 drm/i915/perf: lock powergating configuration to default when 
active
038123e5663c drm/i915: Add timeline barrier support
95b770166b65 drm/i915: Expose RPCS (SSEU) configuration to userspace (Gen11 
only)
-:47: WARNING:COMMIT_LOG_LONG_LINE: Possible unwrapped commit description 
(prefer a maximum 75 chars per line)
#47: 
v2: Fix offset of CTX_R_PWR_CLK_STATE in intel_lr_context_set_sseu() (Lionel)

-:489: CHECK:UNNECESSARY_PARENTHESES: Unnecessary parentheses around 
'user->min_eus_per_subslice !=
                     device->max_eus_per_subslice'
#489: FILE: drivers/gpu/drm/i915/i915_gem_context.c:1174:
+               if ((user->min_eus_per_subslice !=
+                    device->max_eus_per_subslice) ||
+                   (user->max_eus_per_subslice !=
+                    device->max_eus_per_subslice))

-:489: CHECK:UNNECESSARY_PARENTHESES: Unnecessary parentheses around 
'user->max_eus_per_subslice !=
                     device->max_eus_per_subslice'
#489: FILE: drivers/gpu/drm/i915/i915_gem_context.c:1174:
+               if ((user->min_eus_per_subslice !=
+                    device->max_eus_per_subslice) ||
+                   (user->max_eus_per_subslice !=
+                    device->max_eus_per_subslice))

total: 0 errors, 1 warnings, 2 checks, 478 lines checked
170dc663d586 drm/i915/icl: Support co-existence between per-context SSEU and OA

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to