On Wed, Jan 06, 2021 at 09:09:45PM +0200, Imre Deak wrote:
> On Wed, Jan 06, 2021 at 07:04:42PM +0100, Greg KH wrote:
> > On Wed, Jan 06, 2021 at 07:53:01PM +0200, Imre Deak wrote:
> > > Stable team, please backport the upstream commit
> > >
> > > 8f329967d596 ("drm/i915/tgl: Fix Combo PHY DPLL fr
On Wed, Jan 06, 2021 at 07:04:42PM +0100, Greg KH wrote:
> On Wed, Jan 06, 2021 at 07:53:01PM +0200, Imre Deak wrote:
> > Stable team, please backport the upstream commit
> >
> > 8f329967d596 ("drm/i915/tgl: Fix Combo PHY DPLL fractional divider for
> > 38.4MHz ref clock")
> >
> > to the v5.10 s
On Wed, Jan 06, 2021 at 07:53:01PM +0200, Imre Deak wrote:
> Stable team, please backport the upstream commit
>
> 8f329967d596 ("drm/i915/tgl: Fix Combo PHY DPLL fractional divider for
> 38.4MHz ref clock")
>
> to the v5.10 stable kernel.
I see no such commit id in Linus's kernel :(
___
Stable team, please backport the upstream commit
8f329967d596 ("drm/i915/tgl: Fix Combo PHY DPLL fractional divider for 38.4MHz
ref clock")
to the v5.10 stable kernel.
Thanks,
Imre
___
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lis