[valgrind] [Bug 392146] aarch64: unhandled instruction 0xD5380001 (MRS rT, mdir_el1)

2024-04-01 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=392146 --- Comment #17 from Peter Maydell --- The Linux kernel documents which ID registers and which fields in those registers it exposes here: https://www.kernel.org/doc/Documentation/arm64/cpu-feature-registers.txt . Does FreeBSD expose the same set

[valgrind] [Bug 432387] s390x: z15 instructions support

2021-08-31 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=432387 Peter Maydell changed: What|Removed |Added CC||peter.mayd...@linaro.org --- Comment #7 from

[valgrind] [Bug 414268] Enable AArch64 feature detection and decoding for v8.x instructions (where x>0)

2020-12-08 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=414268 --- Comment #15 from Peter Maydell --- The closest thing to single-source-of-truth is the architectural ID registers, which these days a Linux kernel will make available to userspace via trap-and-emulate and which presumably Valgrind does or should

[valgrind] [Bug 414268] Enable AArch64 feature detection and decoding for v8.x instructions (where x>0)

2020-11-26 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=414268 --- Comment #7 from Peter Maydell --- Your logic attempting to identify v8.1, v8.2, etc isn't right. For instance: + /* Must be at least v8.2 if DC CVAP instruction available. */ + if (have_dpbcvap) +SET_VEX_ARM64_ARCHLEVEL(vai.hwcaps

[valgrind] [Bug 414268] Enable AArch64 feature detection and decoding for v8.x instructions (where x>0)

2020-11-23 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=414268 Peter Maydell changed: What|Removed |Added CC||peter.mayd...@linaro.org --- Comment #4 from

[valgrind] [Bug 369509] ARMv8.1-a LSE instructions are not supported

2019-11-18 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=369509 Peter Maydell changed: What|Removed |Added CC||peter.mayd...@linaro.org --- Comment #8 from

[valgrind] [Bug 396001] unhandled instruction: 0xEC51 0x0F1E; ARMv7 libcrypto 'mrrc'

2018-06-29 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=396001 Peter Maydell changed: What|Removed |Added CC||peter.mayd...@linaro.org --- Comment #1 from

[valgrind] [Bug 395777] disInstr(arm): unhandled instruction: 0xE7F000F0 (wine, dlls/msvcp90/tests/misc.c)

2018-06-23 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=395777 Peter Maydell changed: What|Removed |Added CC||peter.mayd...@linaro.org --- Comment #2 from

[valgrind] [Bug 381556] arm64: Handle feature registers access on 4.11 Linux kernel or later

2018-06-18 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=381556 --- Comment #13 from Peter Maydell --- Based on a quick grep of guest_arm64_toIR.c to see what insns it has, I think Valgrind should be setting the hwcap bits AES, PMULL, SHA1, SHA2, CRC32, FP, ASIMD and making the rest zero. -- You are receiving

[valgrind] [Bug 381556] arm64: Handle feature registers access on 4.11 Linux kernel or later

2018-06-18 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=381556 --- Comment #12 from Peter Maydell --- Sorry about the bogus kernel-source link -- I made the mistake of linking to the 'latest' version, which of course is a moving target so the line number reference gets out of date. Here's the link to a specific

[valgrind] [Bug 381556] arm64: Handle feature registers access on 4.11 Linux kernel or later

2018-06-18 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=381556 --- Comment #11 from Peter Maydell --- The A-profile Arm ARM can be downloaded from https://developer.arm.com/products/architecture/a-profile/docs without requiring a login/clickthrough/etc. -- You are receiving this mail because: You are watching

[valgrind] [Bug 381556] arm64: Handle feature registers access on 4.11 Linux kernel or later

2018-06-18 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=381556 --- Comment #6 from Peter Maydell --- Looking back in the history, my comment #3 should have enough information for somebody who knows what instructions Valgrind implements to be able to set the hwcaps appropriately. -- You are receiving this mail

[valgrind] [Bug 381556] arm64: Handle feature registers access on 4.11 Linux kernel or later

2018-06-18 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=381556 --- Comment #5 from Peter Maydell --- That workaround change looks wrong to me. Surely Valgrind supports at least FP and Neon ? -- You are receiving this mail because: You are watching all bug changes.

[valgrind] [Bug 393036] arm: unhandled instruction: 0xEBAD 0x1BC7 (sub.w fp, sp, r7, lsl #7)

2018-04-12 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=393036 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 392146] aarch64: unhandled instruction 0xD5380001 (MRS rT, mdir_el1)

2018-03-22 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=392146 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 386425] running valgrind + wine on armv7l gives illegal opcode

2017-11-14 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=386425 --- Comment #9 from Peter Maydell <peter.mayd...@linaro.org> --- Yes, I just mean that each thread sees its own copy with the value it last wrote. On exec() a fresh process image starts out with a zero value. On fork() or clone() a new thread or p

[valgrind] [Bug 386425] running valgrind + wine on armv7l gives illegal opcode

2017-11-13 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=386425 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 381556] arm64: Handle feature registers access on 4.11 Linux kernel or later

2017-07-06 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=381556 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2017-03-23 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=377966 --- Comment #4 from Peter Maydell <peter.mayd...@linaro.org> --- Good point -- there's no inherent reason why valgrind would need to use the same cache line size that the host is using for DC ZVA. You can just pick an arbitrary value as long as

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2017-03-23 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=377966 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 377420] Valgrind is missing an armv7 instruction

2017-03-09 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=377420 --- Comment #2 from Peter Maydell <peter.mayd...@linaro.org> --- Doh, I meant bug 344802... -- You are receiving this mail because: You are watching all bug changes.

[valgrind] [Bug 377420] Valgrind is missing an armv7 instruction

2017-03-09 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=377420 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 376279] disInstr(arm64): unhandled instruction 0xD50320FF

2017-02-10 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=376279 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 369459] valgrind on arm64 violates the ARMv8 spec (ldxr/stxr)

2016-10-24 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=369459 --- Comment #14 from Peter Maydell <peter.mayd...@linaro.org> --- I think the assertion about "real world code not caring" is based on some popular CPUs not having an ll/sc combination (like x86!), and so portable atomicity primitives

[valgrind] [Bug 369459] valgrind on arm64 violates the ARMv8 spec (ldxr/stxr)

2016-10-23 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=369459 --- Comment #8 from Peter Maydell <peter.mayd...@linaro.org> --- FWIW QEMU is switching to emulating atomics (including ll/sc) via a common "cmpxchg" IR operation (which is then implemented in the backend via an ll/sc loop or whatever

[valgrind] [Bug 369459] valgrind on arm64 violates the ARMv8 spec (ldxr/stxr)

2016-09-28 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=369459 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 362934] [AsusWRT] Arm v7 illegal instruction

2016-09-16 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=362934 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 322935] disInstr(arm): unhandled instruction: 0xF1010200, valgrind: Unrecognised instruction on Raspbian

2016-09-15 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=322935 --- Comment #33 from Peter Maydell <peter.mayd...@linaro.org> --- (In reply to Mark Wielaard from comment #32) > valgrind should already intercept the memcmp from glibc. This one however is > in a different library libcofi_rpi.so which loo

[valgrind] [Bug 322935] disInstr(arm): unhandled instruction: 0xF1010200, valgrind: Unrecognised instruction on Raspbian

2016-09-15 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=322935 --- Comment #31 from Peter Maydell <peter.mayd...@linaro.org> --- If your JIT architecture doesn't permit a QEMU-style approach I would be tempted to go with "implement SETEND to throw away JITted code and print a warning about poor

[valgrind] [Bug 322935] disInstr(arm): unhandled instruction: 0xF1010200, valgrind: Unrecognised instruction on Raspbian

2016-09-15 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=322935 --- Comment #29 from Peter Maydell <peter.mayd...@linaro.org> --- The way QEMU's JIT handles this kind of thing is that we track each translated code block by (start PC, cpu state flags), where the flags track the subset of the CPU's current

[valgrind] [Bug 361726] WARNING:unhandled syscall on ppc64

2016-09-13 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=361726 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 366464] disInstr(arm): unhandled instruction: 0xF1010200

2016-08-07 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=366464 --- Comment #4 from Peter Maydell <peter.mayd...@linaro.org> --- (In reply to Jeffrey Walton from comment #3) > Is there a way to get Valgrind's portion of the bug tracker to return search > results that are no longer open? Or at least incl

[valgrind] [Bug 366464] disInstr(arm): unhandled instruction: 0xF1010200

2016-08-07 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=366464 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 366345] Dirty compile from m_libcbase.c and vgdb-invoker-ptrace.c

2016-08-02 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=366345 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete

[valgrind] [Bug 360425] arm64 unsupported instruction ldpsw

2016-03-14 Thread Peter Maydell via KDE Bugzilla
https://bugs.kde.org/show_bug.cgi?id=360425 Peter Maydell <peter.mayd...@linaro.org> changed: What|Removed |Added CC||pete