[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2021-07-25 Thread Joseph
https://bugs.kde.org/show_bug.cgi?id=377966 Joseph changed: What|Removed |Added CC||jga...@hmc.edu --- Comment #7 from Joseph --- Warning

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2021-03-11 Thread Antonio Ospite
https://bugs.kde.org/show_bug.cgi?id=377966 --- Comment #6 from Antonio Ospite --- BTW in my case the unhandled instruction was in an optimized version of memset, I was able to revert to a non-optimized version and progress further in my debugging session. I am mentioning this because looking up

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2021-03-03 Thread Antonio Ospite
https://bugs.kde.org/show_bug.cgi?id=377966 Antonio Ospite changed: What|Removed |Added Assignee|jsew...@acm.org |assad.has...@linaro.org Platform|Fed

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2021-03-03 Thread Mark Wielaard
https://bugs.kde.org/show_bug.cgi?id=377966 Mark Wielaard changed: What|Removed |Added CC||m...@klomp.org -- You are receiving this mail

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2020-09-18 Thread Antonio Ospite
https://bugs.kde.org/show_bug.cgi?id=377966 Antonio Ospite changed: What|Removed |Added CC||a...@ao2.it Version|3.12.0

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2017-03-23 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=377966 --- Comment #4 from Peter Maydell --- Good point -- there's no inherent reason why valgrind would need to use the same cache line size that the host is using for DC ZVA. You can just pick an arbitrary value as long as you're consistent with the value of

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2017-03-23 Thread John Reiser
https://bugs.kde.org/show_bug.cgi?id=377966 --- Comment #3 from John Reiser --- (In reply to Julian Seward from comment #1) > The main difficulty is to know how big the cache line is. The value (and validity) is reported by the instruction "mrs reg, dczid_el0". So valgrind could add that to its

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2017-03-23 Thread Peter Maydell
https://bugs.kde.org/show_bug.cgi?id=377966 Peter Maydell changed: What|Removed |Added CC||peter.mayd...@linaro.org --- Comment #2 from Pe

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2017-03-23 Thread Julian Seward
https://bugs.kde.org/show_bug.cgi?id=377966 --- Comment #1 from Julian Seward --- (In reply to John Reiser from comment #0) > instruction; it [allocates and] clears the cache line whose address > corresponds to the contents of register x5. Yes, ppc has something similar iirc (dcbz). The main di

[valgrind] [Bug 377966] disInstr(arm64): unhandled instruction 0xD50B7425 (dc zva,)

2017-03-22 Thread John Reiser
https://bugs.kde.org/show_bug.cgi?id=377966 John Reiser changed: What|Removed |Added Summary|disInstr(arm64): unhandled |disInstr(arm64): unhandled |ins