On 09/27/2012 08:10 AM, Rusty Russell wrote:
> Asias He writes:
>
>> On 09/25/2012 10:36 AM, Asias He wrote:
>>> This reduces unnecessary interrupts that host could send to guest while
>>> guest is in the progress of irq handling.
>>>
>>> If one vcpu is handling the irq, while another interrupt c
Currently the code that accounts stolen time tends to overestimate the
stolen time, and will sometimes report more stolen time in a DTL
(dispatch trace log) entry than has elapsed since the last DTL entry.
This can cause guests to underflow the user or system time measured
for some tasks, leading t
There were a few places where we were traversing the list of runnable
threads in a virtual core, i.e. vc->runnable_threads, without holding
the vcore spinlock. This extends the places where we hold the vcore
spinlock to cover everywhere that we traverse that list.
Since we possibly need to sleep
On Wed, Sep 26, 2012 at 11:11 PM, Min-gyu Kim wrote:
>
>
>> -Original Message-
>> From: kvm-ow...@vger.kernel.org [mailto:kvm-ow...@vger.kernel.org] On
>> Behalf Of Christoffer Dall
>> Sent: Tuesday, September 25, 2012 9:39 PM
>> To: Min-gyu Kim
>> Cc: kvm@vger.kernel.org; linux-arm-ker...
At 09/21/2012 07:17 PM, Vasilis Liaskovitis Wrote:
> The numa_fw_cfg paravirt interface is extended to include SRAT information for
> all hotplug-able dimms. There are 3 words for each hotplug-able memory slot,
> denoting start address, size and node proximity. The new info is appended
> after
> e
> -Original Message-
> From: kvm-ow...@vger.kernel.org [mailto:kvm-ow...@vger.kernel.org] On
> Behalf Of Christoffer Dall
> Sent: Tuesday, September 25, 2012 9:39 PM
> To: Min-gyu Kim
> Cc: kvm@vger.kernel.org; linux-arm-ker...@lists.infradead.org;
> kvm...@lists.cs.columbia.edu; 김창환
> Su
Hi all,
I've had several requests for a more formal approach to the
virtio draft spec, and (after some soul-searching) I'd like to try that.
The proposal is to use OASIS as the standards body, as it's
fairly light-weight as these things go. For me this means paperwork and
setting
Asias He writes:
> On 09/25/2012 10:36 AM, Asias He wrote:
>> This reduces unnecessary interrupts that host could send to guest while
>> guest is in the progress of irq handling.
>>
>> If one vcpu is handling the irq, while another interrupt comes, in
>> handle_edge_irq(), the guest will mask th
On Fri, 2012-09-21 at 15:35 +1000, Paul Mackerras wrote:
> When a Book3S HV KVM guest is running, we need the host to be in
> single-thread mode, that is, all of the cores (or at least all of
> the cores where the KVM guest could run) to be running only one
> active hardware thread. This is becaus
Marcelo,
I think I am missing something. There should be no needed changes to current
algorithms that exist today. Does it seem that I have broken Zachary's
implementation somehow?
Thanks,
Will
-Original Message-
From: Marcelo Tosatti [mailto:mtosa...@redhat.com]
Sent: Wednesday, Sep
On Wed, Sep 26, 2012 at 09:29:29PM -0300, Marcelo Tosatti wrote:
> On Wed, Sep 26, 2012 at 10:58:46PM +, Auld, Will wrote:
> > Avi, Still working on your suggestions.
> >
> > Marcelo,
> >
> > The purpose is to be able to run guests that implement this change and not
> > require they revert t
On Wed, Sep 26, 2012 at 10:58:46PM +, Auld, Will wrote:
> Avi, Still working on your suggestions.
>
> Marcelo,
>
> The purpose is to be able to run guests that implement this change and not
> require they revert to the older method of adjusting the TSC. I am making no
> assumption about whe
Avi, Still working on your suggestions.
Marcelo,
The purpose is to be able to run guests that implement this change and not
require they revert to the older method of adjusting the TSC. I am making no
assumption about whether the guest checks to see if the times are good enough
or just runs an
On Wed, Sep 19, 2012 at 05:44:46PM +, Auld, Will wrote:
> >From 9982bb73460b05c1328068aae047b14b2294e2da Mon Sep 17 00:00:00 2001
> From: Will Auld
> Date: Wed, 12 Sep 2012 18:10:56 -0700
> Subject: [PATCH] Enabling IA32_TSC_ADJUST for guest VM
>
> CPUID.7.0.EBX[1]=1 indicates IA32_TSC_ADJUST
Enabled for all softmmu guests supporting PCI on Linux hosts. Note
that currently only x86 hosts have the kernel side VFIO IOMMU support
for this. PPC (g3beige) is the only non-x86 guest known to work.
ARM (veratile) hangs in firmware, others untested.
Signed-off-by: Alex Williamson
---
MAINT
Based on Linux as of 1a95620.
Signed-off-by: Alex Williamson
Acked-by: Michael S. Tsirkin
---
linux-headers/linux/vfio.h | 368
1 file changed, 368 insertions(+)
create mode 100644 linux-headers/linux/vfio.h
diff --git a/linux-headers/linux/vfio.
Signed-off-by: Alex Williamson
Acked-by: Michael S. Tsirkin
---
scripts/update-linux-headers.sh |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/scripts/update-linux-headers.sh b/scripts/update-linux-headers.sh
index 53a6f87..67be2ef 100755
--- a/scripts/update-linux-heade
v6:
Update patch 4/4 so Makefile just uses CONFIG_LINUX and
avoids all the noise in configure.
Also available in git here:
git://github.com/awilliam/qemu-vfio.git
branch: vfio-for-qemu
tag: vfio-pci-for-qemu-v6
---
Alex Williamson (4):
vfio: Enable vfio-pci and mark supported
vf
On Wed, 2012-09-26 at 11:41 -0500, Anthony Liguori wrote:
> Alex Williamson writes:
>
> > On Wed, 2012-09-26 at 08:50 -0500, Anthony Liguori wrote:
> >> Alex Williamson writes:
> >>
> >> > Enabled for all softmmu guests supporting PCI on Linux hosts. Note
> >> > that currently only x86 hosts h
Alex Williamson writes:
> On Wed, 2012-09-26 at 08:50 -0500, Anthony Liguori wrote:
>> Alex Williamson writes:
>>
>> > Enabled for all softmmu guests supporting PCI on Linux hosts. Note
>> > that currently only x86 hosts have the kernel side VFIO IOMMU support
>> > for this. PPC (g3beige) is
On 09/25/2012 11:20 AM, Will Deacon wrote:
On Sat, Sep 15, 2012 at 04:35:08PM +0100, Christoffer Dall wrote:
Targets KVM support for Cortex A-15 processors.
Contains all the framework components, make files, header files, some
tracing functionality, and basic user space API.
Only supported cor
Does anyone know when the kvm forum schedule for this year will be
published? I'm especially curious if Friday will be a full conference
day or if it makes sense to fly back in the afternoon.
--
To unsubscribe from this list: send the line "unsubscribe kvm" in
the body of a message to majord...@vg
On Wed, 2012-09-26 at 08:50 -0500, Anthony Liguori wrote:
> Alex Williamson writes:
>
> > Enabled for all softmmu guests supporting PCI on Linux hosts. Note
> > that currently only x86 hosts have the kernel side VFIO IOMMU support
> > for this. PPC (g3beige) is the only non-x86 guest known to w
Alex Williamson writes:
> Enabled for all softmmu guests supporting PCI on Linux hosts. Note
> that currently only x86 hosts have the kernel side VFIO IOMMU support
> for this. PPC (g3beige) is the only non-x86 guest known to work.
> ARM (veratile) hangs in firmware, others untested.
>
> Signed
On Wed, 2012-09-26 at 15:39 +0200, Andrew Jones wrote:
> On Wed, Sep 26, 2012 at 03:26:11PM +0200, Peter Zijlstra wrote:
> > On Wed, 2012-09-26 at 15:20 +0200, Andrew Jones wrote:
> > > Wouldn't a clean solution be to promote a task's scheduler
> > > class to the spinner class when we PLE (or come
On Wed, Sep 26, 2012 at 03:26:11PM +0200, Peter Zijlstra wrote:
> On Wed, 2012-09-26 at 15:20 +0200, Andrew Jones wrote:
> > Wouldn't a clean solution be to promote a task's scheduler
> > class to the spinner class when we PLE (or come from some special
> > syscall
> > for userspace spinlocks?)?
>
On Wed, 2012-09-26 at 15:20 +0200, Andrew Jones wrote:
> Wouldn't a clean solution be to promote a task's scheduler
> class to the spinner class when we PLE (or come from some special
> syscall
> for userspace spinlocks?)?
Userspace spinlocks are typically employed to avoid syscalls..
> That cla
On Mon, Sep 24, 2012 at 06:20:12PM +0200, Avi Kivity wrote:
> On 09/24/2012 06:03 PM, Peter Zijlstra wrote:
> > On Mon, 2012-09-24 at 17:51 +0200, Avi Kivity wrote:
> >> On 09/24/2012 03:54 PM, Peter Zijlstra wrote:
> >> > On Mon, 2012-09-24 at 18:59 +0530, Raghavendra K T wrote:
> >> >> However Ri
On Mon, Sep 24, 2012 at 02:36:05PM +0200, Peter Zijlstra wrote:
> On Mon, 2012-09-24 at 17:22 +0530, Raghavendra K T wrote:
> > On 09/24/2012 05:04 PM, Peter Zijlstra wrote:
> > > On Fri, 2012-09-21 at 17:29 +0530, Raghavendra K T wrote:
> > >> In some special scenarios like #vcpu<= #pcpu, PLE hand
On 26.09.2012, at 08:31, Paul Mackerras wrote:
> This enables userspace to get and set various SPRs (special-purpose
> registers) using the KVM_[GS]ET_ONE_REG ioctls. With this, userspace
> can get and set all the SPRs that are part of the guest state, either
> through the KVM_[GS]ET_REGS ioctls
On Tue, Sep 25, 2012 at 05:00:30PM +0200, Dor Laor wrote:
> On 09/24/2012 02:02 PM, Raghavendra K T wrote:
> >On 09/24/2012 02:12 PM, Dor Laor wrote:
> >>In order to help PLE and pvticketlock converge I thought that a small
> >>test code should be developed to test this in a predictable,
> >>determ
LINK mipsel-softmmu/qemu-system-mipsel
hw/mips/../mips_malta.o: In function `mips_malta_init':
mips_malta.c:962: undefined reference to `piix4_pm_init'
Can reproduce with:
./configure --target-list=mipsel-softmmu --disable-werror
make
However only on qemu-kvm, not qemu.git or qemu 1.2.0.
On Tue, Sep 25, 2012 at 02:39:31PM -0700, Andrew Morton wrote:
> On Tue, 25 Sep 2012 17:13:27 +0900
> Minchan Kim wrote:
>
> > I see. To me, your saying is better than current comment.
> > I hope comment could be more explicit.
> >
> > diff --git a/mm/compaction.c b/mm/compaction.c
> > index df0
The appropriate qemu command line option for xp is '-soundhw es1370', and for 7
'-soundhw hda'.
Quality probably won't be brilliant in 7.
Full windows should detect these automatically.
Your host (if linux) must include alsa, and you will probably have to run
alsamixer to un-mute sound. When yo
Anthony Liguori writes:
> Kevin Wolf writes:
>
>> Am 25.09.2012 14:57, schrieb Anthony Liguori:
>>> Paolo Bonzini writes:
>>>
Il 24/09/2012 13:28, Juan Quintela ha scritto:
> Hi
>
> Please send in any agenda items you are interested in covering.
URI parsing library f
35 matches
Mail list logo
