On Tue, 26 Jan 2016, Michael S. Tsirkin wrote:
> Looks like the HPET spec at intel.com got moved.
> Update the link.
Either we remove that link completely or we store that document at some stable
URL on kernel.org and be done with it.
I prefer to remove it.
1) It's just a bad example of hard
Kees Cook writes:
> On Tue, Jan 26, 2016 at 9:15 AM, Serge Hallyn wrote:
>> Quoting Josh Boyer (jwbo...@fedoraproject.org):
>>> What you're saying is true for the "oh crap" case of a new userns
>>> related CVE being found. However, there is the case where sysadmins
>>> know for a fact that a se
Hi,
sorry for the late response.
On Thu, Jan 07, 2016 at 03:40:56PM -0800, Greg Hackmann wrote:
> ramoops is one of the remaining places where ARM vendors still rely on
> board-specific shims. Device Tree lets us replace those shims with
> generic code.
>
> These bindings mirror the ramoops mod
On 2016-01-27 05:27, Eric W. Biederman wrote:
Kees Cook writes:
On Tue, Jan 26, 2016 at 9:15 AM, Serge Hallyn wrote:
Quoting Josh Boyer (jwbo...@fedoraproject.org):
What you're saying is true for the "oh crap" case of a new userns
related CVE being found. However, there is the case where s
Hi Dear,
I am Mrs Kumiko Suzuki, from Japan, I Have Been Diagnosed with esophageal
Cancer.
I Have Chosen you to distribute my Funds to Charities homes in your Country,
so if you wish to Carry out this humanitarian Work kindly Get back to me for
FURTHER details.
Yours Truely Mrs Suzuki Kumik
From: Thor Thayer
This patch enables the ECC for L2 cache on machine startup. The ECC has to
be enabled before data is stored in memory otherwise the ECC will fail on
reads.
Signed-off-by: Thor Thayer
---
v9: Improve node put handling.
v8: Address community suggestions for strings. Fix string b
From: Thor Thayer
Adding the device tree entries and bindings needed to support
the Altera L2 cache and On-Chip RAM EDAC. This patch relies upon
an earlier patch to declare and setup On-chip RAM properly.
http://www.spinics.net/lists/devicetree/msg51117.html
Signed-off-by: Thor Thayer
Acked-by:
On 26 January 2016 at 11:51, Arnaldo Carvalho de Melo wrote:
> Em Tue, Jan 26, 2016 at 10:08:21AM -0700, Mathieu Poirier escreveu:
>> On 25 January 2016 at 14:29, Arnaldo Carvalho de Melo
>> wrote:
>> > Em Mon, Jan 25, 2016 at 06:12:42PM -0300, Arnaldo Carvalho de Melo
>> > escreveu:
>> >> Em M
From: Thor Thayer
Adding L2 Cache and On-Chip RAM EDAC support for the
Altera SoCs using the EDAC device model. The SDRAM
controller is using the Memory Controller model.
Each type of ECC is individually configurable.
Signed-off-by: Thor Thayer
---
v9: Improve device tree node release. Free m
From: Thor Thayer
This patch enables the ECC for On-Chip RAM on machine startup. The ECC
has to be enabled before data is stored in memory otherwise the ECC will
fail on reads.
Signed-off-by: Thor Thayer
---
v9: Improve node release handling.
v8: Address community comments on strings. Fix match
On Wed, Jan 27, 2016 at 4:44 AM, Markus Pargmann wrote:
> Hi,
>
> sorry for the late response.
>
> On Thu, Jan 07, 2016 at 03:40:56PM -0800, Greg Hackmann wrote:
>> ramoops is one of the remaining places where ARM vendors still rely on
>> board-specific shims. Device Tree lets us replace those sh
On 26 January 2016 at 08:27, Alexander Shishkin
wrote:
> Mathieu Poirier writes:
>
>> +static int etm_event_init(struct perf_event *event)
>> +{
>> + if (event->attr.type != etm_pmu.type)
>> + return -ENOENT;
>> +
>> + if (event->cpu >= nr_cpu_ids)
>> + return -EIN
On Mon, 25 Jan 2016, Rob Herring wrote:
> On Fri, Jan 22, 2016 at 6:07 PM, Moritz Fischer
> wrote:
> > On Fri, Jan 22, 2016 at 5:37 PM, atull wrote:
> >> On Fri, 22 Jan 2016, Moritz Fischer wrote:
> >>
> >>> Alan,
> >>>
> >>> On Wed, Jan 20, 2016 at 8:24 PM, wrote:
> >>>
> >>> > +static int fp
On Mon, 25 Jan 2016, Rob Herring wrote:
> On Wed, Jan 20, 2016 at 01:24:22PM -0600, at...@opensource.altera.com wrote:
> > From: Alan Tull
> >
> > New bindings document for FPGA Area for reprogramming
> > FPGA's under Device Tree control
> >
> > Signed-off-by: Alan Tull
> > ---
> > v9: initia
On 26 January 2016 at 08:53, Alexander Shishkin
wrote:
> Mathieu Poirier writes:
>
>> Adding an ETB10 specific AUX area operations to be used
>> by the perf framework when events are initialised.
>>
>> Part of this operation involves modeling the mmap'ed area
>> based on the specific ways a sink
This should have happened in 6255c46f (cgroup: rename cgroup
documentations, 2016-01-11).
Signed-off-by: W. Trevor King
---
Documentation/cgroup-v2.txt | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/Documentation/cgroup-v2.txt b/Documentation/cgroup-v2.txt
index 65b3eac..9ae
Hi,
On Wed, Jan 27, 2016 at 9:24 PM, atull wrote:
>> I think I said this before, but you should not need simple-bus. Having
>> it is wrong if the bus requires some configuration before enumerating
>> the child nodes. The way you have it, the bridge driver could probe
>> before the FPGA manager o
This patch adds kernel-dot-emacs.txt (elisp) which deliver best
indentation, comments and white space highlighting functionalities.
This also changes the CodingStyle and 00-INDEX files by referencing
the new kernel-dot-emacs.
Signed-off-by: Geyslan G. Bem
---
Notes:
This patch was done by s
On Tue, Jan 19, 2016 at 03:45:04PM -0500, Chris Metcalf wrote:
> On 01/19/2016 10:42 AM, Frederic Weisbecker wrote:
> >>+/*
> >>+ * Isolation requires both nohz and isolcpus support from the scheduler.
> >>+ * We provide a boot flag that enables both for now, and which we can
> >>+ * add other func
Dear Sir/Madam,
Clean tested working pulls CPUs and QTYs in stock.
115 X X5650
65 X E5410
75 X X5660
145 X E5530
100 X E5645
40 X X5680
75 X X5690
Brand new sealed IP phones and QTYs in stock.
55 x CP-7937G
77 x CP-7942G
54 x CP-7945G
75 x CP-7962G
..
45 x Avaya 9630
6
Jonathan Corbet lwn.net> writes:
>
> So here is a proof-of-concept series showing how a fully asciidoc-based
> toolchain might work. Lots of hackery here, this isn't meant to be applied
> to anything at this point, but it's a good start. What this series has is:
> I'm sure there's a thousan
21 matches
Mail list logo
