PixArt Imaging PAT9125 is a miniature low power optical navigation chip
using LASER light source enabling digital surface tracking.
This device driver use IIO API to provide punctual and/or buffered data.
The data could be relative position or delta value, both on X and Y axis,
depend on CPI
PixArt Imaging Inc. is expertized in CMOS image sensors (CIS),
capacitive touch controllers and related imaging application development.
Signed-off-by: Alexandre Mergnat
---
Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++
1 file changed, 2 insertions(+)
diff --git
Hello,
syzbot found the following crash on:
HEAD commit:3f310e51 Add linux-next specific files for 20190607
git tree: linux-next
console output: https://syzkaller.appspot.com/x/log.txt?x=170acfa6a0
kernel config: https://syzkaller.appspot.com/x/.config?x=5d176e1849bbc45
dashboard
Hi Tudor,
On 10/06/2019 08:24, tudor.amba...@microchip.com wrote:
From: Tudor Ambarus
SPI memory devices from different manufacturers have widely
different configurations for Status, Control and Configuration
registers. JEDEC 216C defines a new map for these common register
bits and their
On Mon, 10 Jun 2019, Ard Biesheuvel wrote:
> On Mon, 10 Jun 2019 at 10:55, Lee Jones wrote:
> >
> > On Mon, 10 Jun 2019, Ard Biesheuvel wrote:
> >
> > > On Mon, 10 Jun 2019 at 10:42, Lee Jones wrote:
> > > >
> > > > This patch provides basic support for booting with ACPI instead
> > > > of the
Hi Pali,
We register our CS19 device as ALPS_ONLY_TRACKSTICK device.
And let the V8 protocol function support the process of ALPS_ONLY_TRACKSTICK
device.
I want to confirm if this solution OK?
Xiaoxiao.Liu
-邮件原件-
发件人: 劉 曉曉 Xiaoxiao Liu
发送时间: Tuesday, May 28, 2019 3:55 PM
收件人: Pali
Hi Benjamin,
Sorry for the extremely late reply - RL etc.
On Fri, Apr 26, 2019 at 08:26:25AM +0200, Benjamin Tissoires wrote:
> On Fri, Apr 26, 2019 at 7:56 AM Life is hard, and then you die
> wrote:
> >
> > On Thu, Apr 25, 2019 at 11:39:12AM +0200, Benjamin Tissoires wrote:
> > > On Thu,
Configuration of NAVSS resource, like rings, UDMAP channels, flows
and PSI-L thread management need to be done via TISCI.
Add the needed structures and functions for NAVSS resource configuration of
the following:
Rings from Ring Accelerator
PSI-L thread management
UDMAP tchan, rchan and rflow
On Mon, 10 Jun 2019 at 10:55, Lee Jones wrote:
>
> On Mon, 10 Jun 2019, Ard Biesheuvel wrote:
>
> > On Mon, 10 Jun 2019 at 10:42, Lee Jones wrote:
> > >
> > > This patch provides basic support for booting with ACPI instead
> > > of the currently supported Device Tree. When doing so there are a
On Mon, 10 Jun 2019, Enric Balletbo Serra wrote:
> Hi,
>
> Thanks for the ib Lee.
>
> Doing my Monday rebase I just noticed we will have a trivial conflict
> for the merge window.
>
> Missatge de Lee Jones del dia dl., 10 de juny
> 2019 a les 10:20:
> >
> > As requested.
> >
> > Enjoy!
> >
>
> -Original Message-
> From: Douglas Anderson [mailto:diand...@chromium.org]
> Sent: Saturday, June 8, 2019 1:37 AM
> To: Ulf Hansson ; Kalle Valo
> ; Hunter, Adrian ; Arend
> van Spriel
> Cc: brcm80211-dev-list@broadcom.com; linux-
> rockc...@lists.infradead.org; Double Lo ;
>
On Mon, 10 Jun 2019, Ard Biesheuvel wrote:
> On Mon, 10 Jun 2019 at 10:42, Lee Jones wrote:
> >
> > This patch provides basic support for booting with ACPI instead
> > of the currently supported Device Tree. When doing so there are a
> > couple of differences which we need to taken into
Besides the MIB counters, some other useful counters can be exposed to
the user. This commit adds support for :
- Per-port counters, that indicate FIFO drops and classifier drops,
- Per-rxq counters,
- Per-txq counters
Signed-off-by: Maxime Chevallier
---
When first configuring a port on PPv2, we want to clear the internal
counters so that we don't get values from previous boot stages.
However, we can't really clear these counters when resetting the MAC,
since there are valid reasons to do so while the port is being used,
such as when
Since we'll be adding support for other kind of internal counters, make
clear that the currently supported counters are the MIB counters.
Signed-off-by: Maxime Chevallier
---
.../net/ethernet/marvell/mvpp2/mvpp2_main.c | 21 ++-
1 file changed, 11 insertions(+), 10
This series adds support for more ethtool counters in PPv2 :
- Per port counters, including one indicating the classifier drops
- Per RXQ and per TXQ counters
The first 2 patches perform some light rework and renaming, and the 3rd
adds the extra counters.
Maxime Chevallier (3):
net: mvpp2:
Hello,
syzbot found the following crash on:
HEAD commit:fdf71426 net: fix indirect calls helpers for ptype list ho..
git tree: net
console output: https://syzkaller.appspot.com/x/log.txt?x=1199f551a0
kernel config: https://syzkaller.appspot.com/x/.config?x=4f721a391cd46ea
On 09/06/2019 17:41, Greg Kroah-Hartman wrote:
> This is the start of the stable review cycle for the 5.1.9 release.
> There are 70 patches in this series, all will be posted as a response
> to this one. If anyone has any issues with these being applied, please
> let me know.
>
> Responses
On 09/06/2019 17:41, Greg Kroah-Hartman wrote:
> This is the start of the stable review cycle for the 4.19.50 release.
> There are 51 patches in this series, all will be posted as a response
> to this one. If anyone has any issues with these being applied, please
> let me know.
>
> Responses
On 09/06/2019 17:42, Greg Kroah-Hartman wrote:
> This is the start of the stable review cycle for the 4.14.125 release.
> There are 35 patches in this series, all will be posted as a response
> to this one. If anyone has any issues with these being applied, please
> let me know.
>
> Responses
On 09/06/2019 17:41, Greg Kroah-Hartman wrote:
> This is the start of the stable review cycle for the 4.9.181 release.
> There are 83 patches in this series, all will be posted as a response
> to this one. If anyone has any issues with these being applied, please
> let me know.
>
> Responses
On 09/06/2019 17:39, Greg Kroah-Hartman wrote:
> This is the start of the stable review cycle for the 4.4.181 release.
> There are 241 patches in this series, all will be posted as a response
> to this one. If anyone has any issues with these being applied, please
> let me know.
>
> Responses
On Sun, 9 Jun 2019 at 22:26, Greg Kroah-Hartman
wrote:
>
> This is the start of the stable review cycle for the 4.4.181 release.
> There are 241 patches in this series, all will be posted as a response
> to this one. If anyone has any issues with these being applied, please
> let me know.
>
>
On Mon, 10 Jun 2019 at 10:42, Lee Jones wrote:
>
> When booting with ACPI as the active set of configuration tables,
> all; clocks, regulators, pin functions ect are expected to be at
> their ideal values/levels/rates, thus the associated frameworks
> are unavailable. Ensure calls to these APIs
On Mon, 10 Jun 2019 at 10:42, Lee Jones wrote:
>
> This patch provides basic support for booting with ACPI instead
> of the currently supported Device Tree. When doing so there are a
> couple of differences which we need to taken into consideration.
>
> Firstly, the SDM850 ACPI tables omit
From: Nava kishore Manne
This patch fixes the below warning
-->Symbolic permissions 'S_IRUGO' are not preferred.
Consider using octal permissions '0444'.
-->macros should not use a trailing semicolon.
-->line over 80 characters.
-->void function return
From: Shubhrajyoti Datta
Let kernel to find out major number dynamically for the first device and
then reuse it for other instances.
This fixes the issue that each uart is registered with a
different major number.
After the patch:
crw---1 root root 253, 0 Jun 10 08:31
Hi,
Thanks for the ib Lee.
Doing my Monday rebase I just noticed we will have a trivial conflict
for the merge window.
Missatge de Lee Jones del dia dl., 10 de juny
2019 a les 10:20:
>
> As requested.
>
> Enjoy!
>
> The following changes since commit a188339ca5a396acc588e5851ed7e19f66b0ebd9:
>
Debug prints that are used only to inform about function entry or exit
can be removed as ftrace can be used to get this information.
Signed-off-by: Simon Sandström
---
drivers/staging/kpc2000/kpc2000/core.c | 6 --
1 file changed, 6 deletions(-)
diff --git
Debug prints that are used only to inform about function entry or exit
can be removed as ftrace can be used to get this information.
Signed-off-by: Simon Sandström
---
drivers/staging/kpc2000/kpc_dma/dma.c | 4
1 file changed, 4 deletions(-)
diff --git
Debug prints that are used only to inform about function entry or exit
can be removed as ftrace can be used to get this information.
Signed-off-by: Simon Sandström
---
drivers/staging/kpc2000/kpc2000/cell_probe.c | 5 -
1 file changed, 5 deletions(-)
diff --git
On Mon, 10 Jun 2019 at 10:42, Lee Jones wrote:
>
> Add a match table to allow automatic probing of ACPI device
> QCOM0220. Ignore clock attainment errors. Set default clock
> frequency value.
>
> Signed-off-by: Lee Jones
Acked-by: Ard Biesheuvel
> ---
> drivers/i2c/busses/i2c-qcom-geni.c |
Debug prints that are used only to inform about function entry or exit
can be removed as ftrace can be used to get this information.
Signed-off-by: Simon Sandström
---
drivers/staging/kpc2000/kpc_dma/fileops.c | 17 -
1 file changed, 17 deletions(-)
diff --git
Debug prints that are used only to inform about function entry or exit
can be removed as ftrace can be used to get this information.
Signed-off-by: Simon Sandström
---
drivers/staging/kpc2000/kpc_dma/kpc_dma_driver.c | 4
1 file changed, 4 deletions(-)
diff --git
These patches removes unnecessary debug prints in staging/kpc2000.
Debug prints that just informs about function entry or exit can be
removed as ftrace can be used to get this information.
Simon Sandström (5):
staging: kpc2000: remove unnecessary debug prints in cell_probe.c
staging: kpc2000:
This patch provides basic support for booting with ACPI instead
of the currently supported Device Tree. When doing so there are a
couple of differences which we need to taken into consideration.
Firstly, the SDM850 ACPI tables omit information pertaining to the
4 reserved GPIOs on the platform.
In Linux, the DWC3 core exists as its own independent platform device.
Thus when describing relationships in Device Tree, the current default
boot configuration table option, the DWC3 core often resides as a child
of the platform specific node. Both of which are given their own
address space
Add a match table to allow automatic probing of ACPI device
QCOM0220. Ignore clock attainment errors. Set default clock
frequency value.
Signed-off-by: Lee Jones
---
drivers/i2c/busses/i2c-qcom-geni.c | 15 ++-
1 file changed, 14 insertions(+), 1 deletion(-)
diff --git
When booting MSM based platforms with Device Tree or some ACPI
implementations, it is possible to provide a list of reserved pins
via the 'gpio-reserved-ranges' and 'gpios' properties respectively.
However some ACPI tables are not populated with this information,
thus it has to come from a
When booting with ACPI as the active set of configuration tables,
all; clocks, regulators, pin functions ect are expected to be at
their ideal values/levels/rates, thus the associated frameworks
are unavailable. Ensure calls to these APIs are shielded when
ACPI is enabled.
Signed-off-by: Lee
The Qualcomm Geni I2C driver currently probes silently which can be
confusing when debugging potential issues. Add a low level (INFO)
print when each I2C controller is successfully initially set-up.
Signed-off-by: Lee Jones
Acked-by: Ard Biesheuvel
---
drivers/i2c/busses/i2c-qcom-geni.c | 2
On Mon, Jun 10, 2019 at 10:21:12AM +0200, Pavel Machek wrote:
> Hi!
>
> > From: Vivien Didelot
> >
> > [ Upstream commit 0ee4e76937d69128a6a66861ba393ebdc2ffc8a2 ]
> >
> > ethtool_get_regs() allocates a buffer of size ops->get_regs_len(),
> > and pass it to the kernel driver via
dwc3_qcom_clk_init() is called with of_count_phandle_with_args() as an
argument. If of_count_phandle_with_args() returns an error, the number
of clocks will be a negative value and will lead to undefined behaviour.
Ensure we check for an error before attempting to blindly use the value.
When booting with Device Tree, the current default boot configuration
table option, the request to boot via 'host mode' comes from the
'dr_mode' property. A property of the same name can be used inside
ACPI tables too. However it is missing from the SDM845's ACPI tables
so we have to supply this
The Amazon's Annapurna Labs Fabric Interrupt Controller has 32 inputs.
A FIC (Fabric Interrupt Controller) may be cascaded into another FIC or
directly to the main CPU Interrupt Controller (e.g. GIC).
Signed-off-by: Talel Shenhar
---
MAINTAINERS | 6 +
drivers/irqchip/Kconfig
This series introduces support for Amazon's Annapurna Labs Fabric Interrupt
Controller.
The Amazon's Annapurna Labs FIC (Fabric Interrupt Controller) has 32
inputs/sources. This FIC may be cascaded into another FIC or connected
directly to the main CPU Interrupt Controller (e.g. GIC).
Changes
Document Amazon's Annapurna Labs Fabric Interrupt Controller SoC binding.
Signed-off-by: Talel Shenhar
---
.../interrupt-controller/amazon,al-fic.txt | 29 ++
1 file changed, 29 insertions(+)
create mode 100644
Hi,
* Kalle Valo [190610 07:01]:
> Eugeniu Rosca writes:
>
> > The wl1837mod datasheet [1] says about the WL_IRQ pin:
> >
> > ---8<---
> > SDIO available, interrupt out. Active high. [..]
> > Set to rising edge (active high) on powerup.
> > ---8<---
> >
> > That's the reason of seeing the
Thanks for taking time to review!
On 10/06/2019 07:40, Vinod Koul wrote:
On 07-06-19, 09:56, Srinivas Kandagatla wrote:
Qualcomm SoundWire Master controller is present in most Qualcomm SoCs
either integrated as part of WCD audio codecs via slimbus or
as part of SOC I/O.
This patchset adds
On 29.05.2019 14:25, Yang Shi wrote:
>
>
> On 5/29/19 4:14 PM, Kirill Tkhai wrote:
>> On 29.05.2019 05:43, Yang Shi wrote:
>>>
>>> On 5/28/19 10:42 PM, Kirill Tkhai wrote:
Hi, Yang,
On 28.05.2019 15:44, Yang Shi wrote:
> Currently THP deferred split shrinker is not memcg
Hi, Yang,
On 07.06.2019 09:07, Yang Shi wrote:
> Currently THP deferred split shrinker is not memcg aware, this may cause
> premature OOM with some configuration. For example the below test would
> run into premature OOM easily:
>
> $ cgcreate -g memory:thp
> $ echo 4G >
Hi!
> From: Vivien Didelot
>
> [ Upstream commit 0ee4e76937d69128a6a66861ba393ebdc2ffc8a2 ]
>
> ethtool_get_regs() allocates a buffer of size ops->get_regs_len(),
> and pass it to the kernel driver via ops->get_regs() for filling.
>
> There is no restriction about what the kernel drivers can
As requested.
Enjoy!
The following changes since commit a188339ca5a396acc588e5851ed7e19f66b0ebd9:
Linux 5.2-rc1 (2019-05-19 15:47:09 -0700)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/lee/mfd.git ib-mfd-cros-v5.3
for you to fetch changes up to
Hi Zeev,
On 07/06/2019 00:17, Zeev Zilberman wrote:
> The patch adds support for Amazon Graviton custom variant of GICv2m, where
> hw irq is encoded using the MSI message address, as opposed to standard
> GICv2m, where hw irq is encoded in the MSI message data.
> In addition, the Graviton flavor
On Mon, 10 Jun 2019 09:17:21 +0200
Cezary Rojewski wrote:
> On 2019-06-05 15:45, Amadeusz Sławiński wrote:
> > When we remove component we need to reverse things which were done
> > on init, this consists of topology cleanup, lists cleanup and
> > releasing firmware.
> >
> > Currently cleanup
On Sat, Jun 08, 2019 at 04:52:24PM -0500, Larry Finger wrote:
> On 6/7/19 12:29 PM, Christoph Hellwig wrote:
>> I don't think we should work around this in the driver, we need to fix
>> it in the core. I'm curious why my previous patch didn't work. Can
>> you throw in a few printks what failed?
The pass/fail of soft offline should be judged by checking whether the
raw error page was finally contained or not (i.e. the result of
set_hwpoison_free_buddy_page()), but current code do not work like that.
So this patch is suggesting to fix it.
Signed-off-by: Naoya Horiguchi
Fixes:
madvise(MADV_SOFT_OFFLINE) often returns -EBUSY when calling soft offline
for hugepages with overcommitting enabled. That was caused by the suboptimal
code in current soft-offline code. See the following part:
ret = migrate_pages(, new_page, NULL, MPOL_MF_MOVE_ALL,
Hi everyone,
This is an update of the fix of return value issue of hugepage soft-offlining
(v1: https://patchwork.kernel.org/patch/10962135/).
The code itself has no change since v1 but I updated the description.
Jerry helped testing and finally confirmed that the patch is OK.
In previous
From: Robin Gong
Add mcu_2_ecspi script to fix ecspi errata ERR009165.
Signed-off-by: Robin Gong
Acked-by: Vinod Koul
---
drivers/dma/imx-sdma.c | 3 +++
include/linux/platform_data/dma-imx-sdma.h | 1 +
2 files changed, 4 insertions(+)
diff --git
From: Robin Gong
This reverts commit ad0d92d7ba6aecbe2705907c38ff8d8be4da1e9c, because
in spi-imx case, burst length may be changed dynamically.
Signed-off-by: Robin Gong
---
drivers/dma/imx-sdma.c | 7 ---
1 file changed, 7 deletions(-)
diff --git a/drivers/dma/imx-sdma.c
From: Robin Gong
ECSPI issue fixed from i.mx6ul at hardware level, no need
ERR009165 anymore on those chips such as i.mx8mq. Add i.mx6sx
from where i.mx6ul source.
Signed-off-by: Robin Gong
Acked-by: Vinod Koul
---
drivers/dma/imx-sdma.c | 51
From: Robin Gong
ERR009165 fixed from i.mx6ul, add its compatible name in binding
doc.
Signed-off-by: Robin Gong
Acked-by: Mark Brown
---
Documentation/devicetree/bindings/spi/fsl-imx-cspi.txt | 1 +
1 file changed, 1 insertion(+)
diff --git
From: Robin Gong
ERR009165 fixed on i.mx6ul/6ull/6sll. All other i.mx6/7 and
i.mx8m/8mm still need this errata. Please refer to nxp official
errata document from https://www.nxp.com/ .
For removing workaround on those chips. Add new i.mx6ul type.
Signed-off-by: Robin Gong
Acked-by: Mark Brown
From: Robin Gong
There are two ways for SDMA accessing SPBA devices: one is SDMA->AIPS
->SPBA(masterA port), another is SDMA->SPBA(masterC port). Please refer
to the 'Figure 58-1. i.MX 6Dual/6Quad SPBA connectivity' of i.mx6DQ
Reference Manual. SDMA provide the corresponding
From: Robin Gong
Enable SDMA support on i.mx8mq/8mm chips, including enabling
CONFIG_FW_LOADER_USER_HELPER/CONFIG_FW_LOADER_USER_HELPER_FALLBACK
for firmware loaded by udev.
Signed-off-by: Robin Gong
---
arch/arm64/configs/defconfig | 3 +++
1 file changed, 3 insertions(+)
diff --git
From: Robin Gong
For the compatibility of NXP internal legacy kernel before 4.19 which
is based on uart ram script and upstreaming kernel based on uart rom
script, add both uart ram/rom script in latest sdma firmware. By default
uart rom script used.
Besides, add two multi-fifo scripts for
--
Dear friend.
I got your details after an extensive on-line search Via (Network
Power Charitable Trust) for a reliable person, I'm Mrs.Suzan Boni, a
57years old dying woman who was diagnosed for cancer about 4 years
ago, I have decided to donate my fund ($2,000,000.00) to you for
charitable
On (06/10/19 16:47), 남영민 wrote:
> This patch fixes data type of precision with int.
> The precision is declared as signed int in struct printf_spec.
>
> Signed-off-by: Youngmin Nam
Looks OK to me.
FWIW
Reviewed-by: Sergey Senozhatsky
-ss
From: Robin Gong
Correct sdma compatible since ecspi errata ERR009165 has been fixed
on i.mx6sll as i.mx6ul.
Signed-off-by: Robin Gong
---
arch/arm/boot/dts/imx6sll.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/imx6sll.dtsi
From: Robin Gong
Because the number of ecspi1 rx event on i.mx8mm is 0, the condition
check ignore such special case without dma channel enabled, which caused
ecspi1 rx works failed. Actually, no need to check event_id0/event_id1
and replace checking 'event_id1' with 'DMA_DEV_TO_DEV', so that
From: Robin Gong
Add i.mx6ul and i.mx6sx compatible name in binding doc.
Signed-off-by: Robin Gong
---
Documentation/devicetree/bindings/dma/fsl-imx-sdma.txt | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/dma/fsl-imx-sdma.txt
From: Robin Gong
Add dma support on ecspi.
Signed-off-by: Robin Gong
---
arch/arm/boot/dts/imx6ul.dtsi | 8
1 file changed, 8 insertions(+)
diff --git a/arch/arm/boot/dts/imx6ul.dtsi b/arch/arm/boot/dts/imx6ul.dtsi
index fc388b8..4a34316 100644
--- a/arch/arm/boot/dts/imx6ul.dtsi
From: Robin Gong
Since sdma_transfer_init() will do sdma_load_context before any
sdma transfer, no need once more in sdma_config_channel().
Signed-off-by: Robin Gong
Acked-by: Vinod Koul
---
drivers/dma/imx-sdma.c | 5 +
1 file changed, 1 insertion(+), 4 deletions(-)
diff --git
From: Robin Gong
There is ecspi ERR009165 on i.mx6/7 soc family, which cause FIFO
transfer to be send twice in DMA mode. Please get more information from:
https://www.nxp.com/docs/en/errata/IMX6DQCE.pdf. The workaround is adding
new sdma ram script which works in XCH mode as PIO inside sdma
From: Robin Gong
Change to XCH mode even in dma mode, please refer to the below
errata:
https://www.nxp.com/docs/en/errata/IMX6DQCE.pdf
Signed-off-by: Robin Gong
Acked-by: Mark Brown
---
drivers/spi/spi-imx.c | 17 ++---
1 file changed, 10 insertions(+), 7 deletions(-)
diff
From: Robin Gong
There are two ways for SDMA accessing SPBA devices: one is SDMA->AIPS
->SPBA(masterA port), another is SDMA->SPBA(masterC port). Please refer
to the 'Figure 58-1. i.MX 6Dual/6Quad SPBA connectivity' of i.mx6DQ
Reference Manual. SDMA provide the corresponding
On 10/06/2019 05:51, Vinod Koul wrote:
On 07-06-19, 09:56, Srinivas Kandagatla wrote:
This patch adds bindings for Qualcomm soundwire controller.
Qualcomm SoundWire Master controller is present in most Qualcomm SoCs
either integrated as part of WCD audio codecs via slimbus or
as part of SOC
--
Hello,
Compliment of the season. My name is Dr. Omar Kalifa. i work with one
of the reputable banks here in West Africa.I have a lucrative and
profitable business to discuse with you. Reply if you are intersted
for more details.
Regards,
Dr. Omar Kalifa
Hi Dmitry,
On 09/06/2019 21:27, Dmitry Osipenko wrote:
> It was left unnoticed by accident, which means that the code could be
> cleaned up a tad more.
>
> Signed-off-by: Dmitry Osipenko
> ---
> drivers/clocksource/timer-tegra.c | 40 +++
> 1 file changed, 25
On Sun, 9 Jun 2019 at 22:17, Greg Kroah-Hartman
wrote:
>
> This is the start of the stable review cycle for the 4.19.50 release.
> There are 51 patches in this series, all will be posted as a response
> to this one. If anyone has any issues with these being applied, please
> let me know.
>
>
On Thu, 06 Jun 2019, Robert Hancock wrote:
> On 2019-06-05 11:27 p.m., Lee Jones wrote:
> Without having the .of_full_name support, both MFD cells ended up
> wrongly matching against the i2c@c device tree node since we just
> picked the first one where of_compatible matched.
>
Hi Alexander,
A gentle ping.
On 2019/5/20 19:32, Shaokun Zhang wrote:
> drivers/hwtracing/intel_th/msu.c: In function ‘msc_buffer_win_alloc’:
> drivers/hwtracing/intel_th/msu.c:783:21: warning: unused variable ‘i’
> [-Wunused-variable]
> int ret = -ENOMEM, i;
> ^
>
On 08.06.2019 2:31, Jakub Kicinski wrote:
> On Fri, 7 Jun 2019 20:31:43 +0300, Ilya Maximets wrote:
>> +static int xsk_notifier(struct notifier_block *this,
>> +unsigned long msg, void *ptr)
>> +{
>> +struct sock *sk;
>> +struct net_device *dev =
On Fri, 07 Jun 2019, Bjorn Andersson wrote:
> On Wed 05 Jun 04:42 PDT 2019, Lee Jones wrote:
>
> > When booting MSM based platforms with Device Tree or some ACPI
> > implementations, it is possible to provide a list of reserved pins
> > via the 'gpio-reserved-ranges' and 'gpios' properties
On 07/06/2019 21:53, Dmitry Osipenko wrote:
> 07.06.2019 16:35, Peter Ujfalusi пишет:
>>
>>
>> On 07/06/2019 15.58, Jon Hunter wrote:
Imho if you can explain it without using 'HACK' in the sentences it
might be OK, but it does not feel right.
>>>
>>> I don't perceive this as a hack.
On 07/06/2019 14:35, Peter Ujfalusi wrote:
>
>
> On 07/06/2019 15.58, Jon Hunter wrote:
>>> Imho if you can explain it without using 'HACK' in the sentences it
>>> might be OK, but it does not feel right.
>>
>> I don't perceive this as a hack. Although from looking at the
>> description of the
From: Nick Xie
Add devicetree support for Khadas Edge/Edge-V/Captain boards.
Khadas Edge is an expandable Rockchip RK3399 board with goldfinger.
Khadas Captain is the carrier board for Khadas Edge.
Khadas Edge-V is a Khadas VIM form factor Rockchip RK3399 board.
Signed-off-by: Nick Xie
---
On 10/06/2019 05:34, Vinod Koul wrote:
On 07-06-19, 09:56, Srinivas Kandagatla wrote:
On platforms which have smart speaker amplifiers connected via
soundwire and modeled as aux devices in ASoC, in such usecases machine
driver should be able to get sdw master stream from dai so that it can
On 07-06-19, 13:38, Geert Uytterhoeven wrote:
> Currently it is not easy to find out which DMA channels are in use, and
> by which slave devices.
>
> Fix this by creating in sysfs a "slave" symlink from the DMA channel to
> the actual slave device when a channel is requested, and removing it
>
On Fri, 07 Jun 2019, Bjorn Andersson wrote:
> On Fri 07 Jun 16:02 PDT 2019, Linus Walleij wrote:
>
> > On Wed, Jun 5, 2019 at 1:43 PM Lee Jones wrote:
> >
> > > When booting MSM based platforms with Device Tree or some ACPI
> > > implementations, it is possible to provide a list of reserved
The function msm_wait_for_xmitr can be taken with interrupts
disabled. In order to avoid a potential system lockup - demonstrated
under stress testing conditions on SoC QCS404/5 - make sure we wait
for a bounded amount of time.
Tested on SoC QCS404.
Signed-off-by: Jorge Ramirez-Ortiz
---
On 10. 06. 19, 9:48, Greg Kroah-Hartman wrote:
>> [ 103s] Running Sphinx v1.8.5
>
> Hm, 2.1 here:
> Running Sphinx v2.1.0
> perhaps Tumbleweed needs to update? :)
Heh, it was submitted 3 days ago :):
https://build.opensuse.org/request/show/708276
(And is blocked by a failing
On 07-06-19, 13:30, Geert Uytterhoeven wrote:
> Signed-off-by: Geert Uytterhoeven
Applied, thanks
--
~Vinod
On 07/06/2019 17:31, Marc Zyngier wrote:
> On 06/06/2019 10:31, Julien Thierry wrote:
>> Using IRQ priority masking to enable/disable interrupts is a bit
>> sensitive as it requires to deal with both ICC_PMR_EL1 and PSR.I.
>>
>> Introduce some validity checks to both highlight the states in
On Mon, Jun 10, 2019 at 09:20:09AM +0200, Simon Sandström wrote:
> On 06/06, Greg KH wrote:
> > On Tue, Jun 04, 2019 at 12:29:13AM +0200, Simon Sandström wrote:
> > >
> > > - dev_dbg(>dev, "kp2000_pcie_probe(pdev = [%p], id = [%p])\n",
> > > - pdev, id);
> > > + dev_dbg(>dev, "%s(pdev =
On 07/06/2019 17:29, Marc Zyngier wrote:
> On 06/06/2019 10:31, Julien Thierry wrote:
>> When using IRQ priority masking to disable interrupts, in order to deal
>> with the PSR.I state, local_irq_save() would convert the I bit into a
>> PMR value (GIC_PRIO_IRQOFF). This resulted in
On 10.06.2019 0:37, James Bottomley wrote:
On Sat, 2019-06-08 at 17:13 +0300, Konstantin Khlebnikov wrote:
On 08.06.2019 11:25, Christoph Hellwig wrote:> On Fri, Jun 07, 2019
at 10:34:39AM +0300, Konstantin Khlebnikov wrote:
>
> Do we really need to spam dmesg with even more ATA crap? What
On Mon, Jun 10, 2019 at 09:34:10AM +0200, Jiri Slaby wrote:
> On 10. 06. 19, 9:31, Greg Kroah-Hartman wrote:
> > On Mon, Jun 10, 2019 at 08:27:30AM +0200, Jiri Slaby wrote:
> >> On 07. 06. 19, 17:39, Greg Kroah-Hartman wrote:
> >>> From: Jonathan Corbet
> >>>
> >>> commit
remove inb_p and outb_p to call readq/writeq directly.
Signed-off-by: Hao Xu
---
Changes in v2:
- remove the macros inb_p/outb_p and use readq/writeq directly, per
https://lkml.kernel.org/lkml/20190608134505.ga...@arch-01.home/
---
drivers/staging/kpc2000/kpc2000_i2c.c | 112
701 - 800 of 863 matches
Mail list logo
