Hi Jiri
On 01.10.2020 14:49, Jiri Pirko wrote:
EXTERNAL EMAIL: Do not click links or open attachments unless you know the
content is safe
Thu, Oct 01, 2020 at 12:30:18PM CEST, henrik.bjoernl...@microchip.com wrote:
This is the definition of the CFM switchdev interface.
The interface consist
Hi,
On 08.09.2020 11:04, Henrik Bjoernlund - M31679 wrote:
On Sun, 2020-09-06 at 20:21 +0200, Horatiu Vultur wrote:
The 09/04/2020 15:44, Stephen Hemminger wrote:
> On Fri, 4 Sep 2020 09:15:20 + Henrik Bjoernlund
> wrote:
Hi, I also had the same initial thought - this really doesn't seem
On 17.07.2020 12:08, Vladimir Oltean wrote:
EXTERNAL EMAIL: Do not click links or open attachments unless you know the
content is safe
On Fri, Jul 17, 2020 at 09:34:11AM +0200, Joergen Andreasen wrote:
The 07/16/2020 17:45, Vladimir Oltean wrote:
> Hi Vladimir,
>
> On Thu, Jul 16, 2020 at 10:3
On 09.06.2020 15:55, Vladimir Oltean wrote:
EXTERNAL EMAIL: Do not click links or open attachments unless you know the
content is safe
Hi Allan,
On Mon, 8 Jun 2020 at 16:56, Allan W. Nielsen
wrote:
On 03.06.2020 13:04, Vladimir Oltean wrote:
>On Tue, 2 Jun 2020 at 11:38, Allan W. Niel
On 03.06.2020 13:04, Vladimir Oltean wrote:
On Tue, 2 Jun 2020 at 11:38, Allan W. Nielsen
wrote:
Hi Xiaoliang,
Happy to see that you are moving in the directions of multi chain - this
seems ilke a much better fit to me.
On 02.06.2020 13:18, Xiaoliang Yang wrote:
>There are three hardw
Hi Xiaoliang,
Happy to see that you are moving in the directions of multi chain - this
seems ilke a much better fit to me.
On 02.06.2020 13:18, Xiaoliang Yang wrote:
There are three hardware TCAMs for ocelot chips: IS1, IS2 and ES0. Each
one supports different actions. The hardware flow order
On 07.05.2020 11:23, Xiaoliang Yang wrote:
EXTERNAL EMAIL: Do not click links or open attachments unless you know the
content is safe
Hi Allan,
Hi Vladimir,
On 06.05.2020 13:53, Vladimir Oltean wrote:
[snip]
>At the moment, the driver does not support more than 1 action. We might
>need to
Hi Vladimir,
On 06.05.2020 13:53, Vladimir Oltean wrote:
On Wed, 6 May 2020 at 12:45, Allan W. Nielsen
wrote:
Hi Xiaoliang,
On 06.05.2020 15:48, Xiaoliang Yang wrote:
>VCAP IS1 is a VCAP module which can filter MAC, IP, VLAN, protocol, and
>TCP/UDP ports keys, and do Qos and VLAN
Hi Xiaoliang,
On 06.05.2020 15:48, Xiaoliang Yang wrote:
VCAP IS1 is a VCAP module which can filter MAC, IP, VLAN, protocol, and
TCP/UDP ports keys, and do Qos and VLAN retag actions.
This patch added VCAP IS1 support in ocelot ace driver, which can supports
vlan modify action of tc filter.
Usag
Hi Ido,
The 09/03/2019 09:13, Ido Schimmel wrote:
> On Mon, Sep 02, 2019 at 07:42:31PM +0200, Allan W. Nielsen wrote:
> > I have been reading through this thread several times and I still do not
> > get it.
> I kept thinking about this and I want to make sure that I correctl
The 09/02/2019 19:51, Jiri Pirko wrote:
> External E-Mail
>
>
> Mon, Sep 02, 2019 at 07:42:31PM CEST, allan.niel...@microchip.com wrote:
> >Hi Jiri,
> >
> >Sorry for joining the discussion this late, but I have been without mail
> >access
> >for the last few days.
> >
> >
> >The 08/30/2019 08:36
The 09/01/2019 20:48, Andrew Lunn wrote:
> > Look, this again boils down to what promisc mode means with regards to
> > hardware offload. You want it to mean punt all traffic to the CPU? Fine.
> > Does not seem like anyone will be switching sides anyway, so lets move
> > forward. But the current ap
Hi Jiri,
Sorry for joining the discussion this late, but I have been without mail access
for the last few days.
The 08/30/2019 08:36, Jiri Pirko wrote:
> Fri, Aug 30, 2019 at 08:02:33AM CEST, da...@davemloft.net wrote:
> >From: Jiri Pirko
> >Date: Fri, 30 Aug 2019 07:39:40 +0200
> >
> >> Becaus
Hi Antoine,
I have done a first read through of your patch and it looks good to me.
The only thing which confused me is all the references to Ocelot.
As far as I can see, this is a driver for the vsc8584 PHY in the Viper family.
The Ocelot confusion is properly because you are developing it on a
Hi Andrew,
The 06/24/2019 16:26, Andrew Lunn wrote:
> > > Yeah, there are 2 ethernet controller ports (managed by the enetc driver)
> > > connected inside the SoC via SGMII links to 2 of the switch ports, one of
> > > these switch ports can be configured as CPU port (with follow-up patches).
> >
> /*
> * Microsemi Ocelot Switch driver
> *
> - * License: Dual MIT/GPL
> * Copyright (c) 2017 Microsemi Corporation
> */
>
> --
> 2.17.0
>
Reviewed-by: Allan W. Nielsen
Hi Ye Xiaolong,
On 08/11/16 10:01, Ye Xiaolong wrote:
> Could you tell us what troubles you have met when trying the "lkp qemu"
> tool, it would be better if you could paste some log so we can help to
> improve it.
Sure:
anielsen@lx-anielsen ~/work/opensource-phy/lkp-tests (master) $ bin/lkp qem
Hi,
I'm quite surprised too.
I asked Raju to see if he can re-produce, and then try again with the
microsemi_phy disabled and see it that makes a difference.
If Raju gets stuck on this, then I will try to help our during the after-noon.
/Allan
On 07/11/16 10:31, Andrew Lunn wrote:
> EXTERNAL E
18 matches
Mail list logo
