We've split Qualcomm MSM support into legacy and multiplatform. So add
the ability to build the serial driver on the newer ARCH_QCOM
multiplatform.
Signed-off-by: Kumar Gala ga...@codeaurora.org
---
Greg,
If we can get an ack on this, will probably go via the arm-soc tree to keep
the patchset
The majority of the clocksource code for the Qualcomm platform is shared
between newer (multiplatform) and older platforms. However there is a bit
of code that isn't, so only build it for the appropriate config.
Signed-off-by: Kumar Gala ga...@codeaurora.org
---
drivers/clocksource/qcom-timer.c
-by: Kumar Gala ga...@codeaurora.org
---
MAINTAINERS| 7 +++
arch/arm/Kconfig | 7 +--
arch/arm/Makefile | 1 +
arch/arm/boot/dts/Makefile | 6 +--
arch/arm/mach-msm/Kconfig
We intent to share the clocksource code for MSM platforms between legacy
and multiplatform supported qcom SoCs.
Signed-off-by: Kumar Gala ga...@codeaurora.org
---
arch/arm/mach-msm/Kconfig | 13 +
arch/arm/mach-msm/Makefile
On Dec 18, 2013, at 5:50 PM, Olof Johansson wrote:
> On Wed, Dec 18, 2013 at 3:41 PM, Kumar Gala wrote:
>> Update vendor description to be the full name of the corporate entity that
>> produces the SoCs associated with this prefix.
>>
>> Signed-off-by: Kuma
On Dec 18, 2013, at 5:50 PM, Olof Johansson o...@lixom.net wrote:
On Wed, Dec 18, 2013 at 3:41 PM, Kumar Gala ga...@codeaurora.org wrote:
Update vendor description to be the full name of the corporate entity that
produces the SoCs associated with this prefix.
Signed-off-by: Kumar Gala ga
On Jan 8, 2014, at 7:50 PM, Stephen Boyd wrote:
> On 01/08/14 13:37, Arnd Bergmann wrote:
>> On Tuesday 24 December 2013, Stephen Boyd wrote:
>>> This is a rework of patches sent a months back by Rohit[1].
>>> The goal of these patches is to add support for SMP and (basic)
>>> hotplug on MSM
On Jan 23, 2014, at 2:43 PM, Olof Johansson wrote:
> On Thu, Jan 23, 2014 at 11:59 AM, Kumar Gala wrote:
>>
>> On Jan 23, 2014, at 11:25 AM, Kevin Hilman wrote:
>>
>>> Stephen Boyd writes:
>>>
>>>> These patches add the clock controlle
On Jan 23, 2014, at 11:25 AM, Kevin Hilman wrote:
> Stephen Boyd writes:
>
>> These patches add the clock controller nodes, enable the clock drivers
>> on MSM based platforms, and hook it up enough to get the serial console
>> working. This is based on the merge of Mike's clk-next branch with
On Jan 23, 2014, at 11:25 AM, Kevin Hilman khil...@linaro.org wrote:
Stephen Boyd sb...@codeaurora.org writes:
These patches add the clock controller nodes, enable the clock drivers
on MSM based platforms, and hook it up enough to get the serial console
working. This is based on the merge
On Jan 23, 2014, at 2:43 PM, Olof Johansson o...@lixom.net wrote:
On Thu, Jan 23, 2014 at 11:59 AM, Kumar Gala ga...@codeaurora.org wrote:
On Jan 23, 2014, at 11:25 AM, Kevin Hilman khil...@linaro.org wrote:
Stephen Boyd sb...@codeaurora.org writes:
These patches add the clock
On Jan 8, 2014, at 7:50 PM, Stephen Boyd sb...@codeaurora.org wrote:
On 01/08/14 13:37, Arnd Bergmann wrote:
On Tuesday 24 December 2013, Stephen Boyd wrote:
This is a rework of patches sent a months back by Rohit[1].
The goal of these patches is to add support for SMP and (basic)
hotplug
On Jan 18, 2014, at 12:21 AM, Prabhakar Kushwaha
wrote:
> Freescale IFC controller has been used for mpc8xxx. It will be used
> for ARM-based SoC as well. This patch moves the driver to driver/memory
> and fix the header file includes.
>
> Also remove module_platform_driver() and instead
On Jan 18, 2014, at 12:21 AM, Prabhakar Kushwaha prabha...@freescale.com
wrote:
Freescale IFC controller has been used for mpc8xxx. It will be used
for ARM-based SoC as well. This patch moves the driver to driver/memory
and fix the header file includes.
Also remove
On Jan 15, 2014, at 11:42 PM, Prabhakar Kushwaha
wrote:
> Freescale IFC controller has been used for mpc8xxx. It will be used
> for ARM-based SoC as well. This patch moves the driver to driver/memory
> and fix the header file includes.
>
> Also remove module_platform_driver() and instead
On Jan 15, 2014, at 11:42 PM, Prabhakar Kushwaha prabha...@freescale.com
wrote:
Freescale IFC controller has been used for mpc8xxx. It will be used
for ARM-based SoC as well. This patch moves the driver to driver/memory
and fix the header file includes.
Also remove
On Dec 19, 2013, at 10:25 AM, Sebastian Andrzej Siewior
wrote:
> This prefix is currently used for the musb driver.
>
> Acked-by: Stephen Warren
> Signed-off-by: Sebastian Andrzej Siewior
> ---
> Documentation/devicetree/bindings/vendor-prefixes.txt | 1 +
> 1 file changed, 1 insertion(+)
>
On Dec 19, 2013, at 10:25 AM, Sebastian Andrzej Siewior bige...@linutronix.de
wrote:
This prefix is currently used for the musb driver.
Acked-by: Stephen Warren swar...@nvidia.com
Signed-off-by: Sebastian Andrzej Siewior bige...@linutronix.de
---
Update vendor description to be the full name of the corporate entity that
produces the SoCs associated with this prefix.
Signed-off-by: Kumar Gala
---
Documentation/devicetree/bindings/vendor-prefixes.txt | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/Documentation
Update vendor description to be the full name of the corporate entity that
produces the SoCs associated with this prefix.
Signed-off-by: Kumar Gala ga...@codeaurora.org
---
Documentation/devicetree/bindings/vendor-prefixes.txt | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git
On Nov 26, 2013, at 10:27 AM, Grygorii Strashko
wrote:
> On 11/22/2013 11:04 PM, Kumar Gala wrote:
>>
>> On Nov 20, 2013, at 9:46 AM, Ivan Khoronzhuk wrote:
>>
>>> Add bindings for AEMIF controller drivers/memory/ti-aemif.c
>>>
>>
>> Bi
On Nov 26, 2013, at 10:27 AM, Grygorii Strashko grygorii.stras...@ti.com
wrote:
On 11/22/2013 11:04 PM, Kumar Gala wrote:
On Nov 20, 2013, at 9:46 AM, Ivan Khoronzhuk ivan.khoronz...@ti.com wrote:
Add bindings for AEMIF controller drivers/memory/ti-aemif.c
Binding shouldn’t normally
On Nov 22, 2013, at 3:17 PM, Rob Herring wrote:
> From: Rob Herring
>
> Add missing "arm,armv8-pmuv3" compatible property for ARMv8 PMU.
>
> Signed-off-by: Rob Herring
> Cc: Will Deacon
> Cc: Pawel Moll
> Cc: Mark Rutland
> Cc: Ian Campbell
> ---
>
tree/bindings/arm/gic.txt | 1 +
> 1 file changed, 1 insertion(+)
Acked-by: Kumar Gala
- k
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by
The Linux Foundation
--
To unsubscribe from this list: send the line "un
On Nov 20, 2013, at 1:03 PM, ivan.khoronzhuk wrote:
> On 11/20/2013 08:21 PM, Jean-Christophe PLAGNIOL-VILLARD wrote:
>>> + the chip select signal.
>>> + Minimum value is 1 (0 treated as 1).
>>> +
>>> +- ti,cs-wsetup:write setup
On Nov 20, 2013, at 9:46 AM, Ivan Khoronzhuk wrote:
> Add bindings for AEMIF controller drivers/memory/ti-aemif.c
>
Binding shouldn’t normally refer to code.
Just saying something like:
Adding binging for TI Async External Memory Interface (AEMIF) controller.
> Signed-off-by: Ivan
On Nov 20, 2013, at 9:46 AM, Ivan Khoronzhuk ivan.khoronz...@ti.com wrote:
Add bindings for AEMIF controller drivers/memory/ti-aemif.c
Binding shouldn’t normally refer to code.
Just saying something like:
Adding binging for TI Async External Memory Interface (AEMIF) controller.
On Nov 20, 2013, at 1:03 PM, ivan.khoronzhuk ivan.khoronz...@ti.com wrote:
On 11/20/2013 08:21 PM, Jean-Christophe PLAGNIOL-VILLARD wrote:
+ the chip select signal.
+ Minimum value is 1 (0 treated as 1).
+
+- ti,cs-wsetup:write
...@arm.com
Cc: Ian Campbell ijc+devicet...@hellion.org.uk
---
Documentation/devicetree/bindings/arm/gic.txt | 1 +
1 file changed, 1 insertion(+)
Acked-by: Kumar Gala ga...@codeaurora.org
- k
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora
On Nov 22, 2013, at 3:17 PM, Rob Herring robherri...@gmail.com wrote:
From: Rob Herring rob.herr...@calxeda.com
Add missing arm,armv8-pmuv3 compatible property for ARMv8 PMU.
Signed-off-by: Rob Herring rob.herr...@calxeda.com
Cc: Will Deacon will.dea...@arm.com
Cc: Pawel Moll
On Nov 11, 2013, at 4:05 PM, Florian Meier wrote:
> Add support for DMA controller of BCM2835 as used in the Raspberry Pi.
> Currently it only supports cyclic DMA.
>
> Signed-off-by: Florian Meier
> ---
>
> Thank you for your comments!
> I hope I have now removed all leftovers of the sg
in v3: None
> Changes in v2: None
>
> .../devicetree/bindings/pwm/atmel-pwm.txt | 41
> 1 file changed, 41 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/pwm/atmel-pwm.txt
Acked-by: Kumar Gala
- k
--
Employee of Qualcomm Innovat
: None
Changes in v2: None
.../devicetree/bindings/pwm/atmel-pwm.txt | 41
1 file changed, 41 insertions(+)
create mode 100644 Documentation/devicetree/bindings/pwm/atmel-pwm.txt
Acked-by: Kumar Gala ga...@codeaurora.org
- k
--
Employee of Qualcomm Innovation
On Nov 11, 2013, at 4:05 PM, Florian Meier florian.me...@koalo.de wrote:
Add support for DMA controller of BCM2835 as used in the Raspberry Pi.
Currently it only supports cyclic DMA.
Signed-off-by: Florian Meier florian.me...@koalo.de
---
Thank you for your comments!
I hope I have now
On Nov 8, 2013, at 12:13 PM, Jason Cooper wrote:
> On Fri, Nov 08, 2013 at 11:59:56AM -0600, Kumar Gala wrote:
>>
>> On Nov 8, 2013, at 10:52 AM, Jason Cooper wrote:
>>
>>> On Thu, Nov 07, 2013 at 05:21:58PM -0600, Kumar Gala wrote:
>>>> As we start h
On Nov 8, 2013, at 10:57 AM, Jason Cooper wrote:
> On Fri, Nov 08, 2013 at 10:13:19AM -0600, Kumar Gala wrote:
>> On Nov 5, 2013, at 8:28 AM, Sebastian Hesselbarth wrote:
> ...
>>> .../devicetree/bindings/arm/marvell,berlin.txt | 24 +++
>>&
On Nov 8, 2013, at 10:52 AM, Jason Cooper wrote:
> On Thu, Nov 07, 2013 at 05:21:58PM -0600, Kumar Gala wrote:
>> As we start having more sharing of device trees between architectures
>> (arm & arm64, arm & powerpc, guessing maybe mips & arm) we need dts to
>>
On Nov 5, 2013, at 8:28 AM, Sebastian Hesselbarth wrote:
> This adds very basic device tree files for the Marvell Armada 1500 SoC
> (Berlin BG2) and the Sony NSZ-GS7 GoogleTV board. Currently, SoC only has
> nodes for cpus, some clocks, l2 cache controller, local timer, apb timers,
> uart, and
On Nov 8, 2013, at 3:10 AM, Tomasz Figa wrote:
> On Tuesday 05 of November 2013 11:51:07 Kumar Gala wrote:
>> On Nov 5, 2013, at 11:44 AM, Stephen Boyd wrote:
>>> On 11/05/13 09:13, Kumar Gala wrote:
>>>> On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
>>
On Nov 8, 2013, at 3:10 AM, Tomasz Figa wrote:
On Tuesday 05 of November 2013 11:51:07 Kumar Gala wrote:
On Nov 5, 2013, at 11:44 AM, Stephen Boyd wrote:
On 11/05/13 09:13, Kumar Gala wrote:
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
diff --git
a/Documentation/devicetree/bindings/arm
On Nov 5, 2013, at 8:28 AM, Sebastian Hesselbarth wrote:
This adds very basic device tree files for the Marvell Armada 1500 SoC
(Berlin BG2) and the Sony NSZ-GS7 GoogleTV board. Currently, SoC only has
nodes for cpus, some clocks, l2 cache controller, local timer, apb timers,
uart, and
On Nov 8, 2013, at 10:52 AM, Jason Cooper wrote:
On Thu, Nov 07, 2013 at 05:21:58PM -0600, Kumar Gala wrote:
As we start having more sharing of device trees between architectures
(arm arm64, arm powerpc, guessing maybe mips arm) we need dts to
live in location that
I was wondering
On Nov 8, 2013, at 10:57 AM, Jason Cooper wrote:
On Fri, Nov 08, 2013 at 10:13:19AM -0600, Kumar Gala wrote:
On Nov 5, 2013, at 8:28 AM, Sebastian Hesselbarth wrote:
...
.../devicetree/bindings/arm/marvell,berlin.txt | 24 +++
arch/arm/boot/dts/Makefile |2
On Nov 8, 2013, at 12:13 PM, Jason Cooper wrote:
On Fri, Nov 08, 2013 at 11:59:56AM -0600, Kumar Gala wrote:
On Nov 8, 2013, at 10:52 AM, Jason Cooper wrote:
On Thu, Nov 07, 2013 at 05:21:58PM -0600, Kumar Gala wrote:
As we start having more sharing of device trees between architectures
As we start having more sharing of device trees between architectures (arm &
arm64, arm & powerpc, guessing maybe mips & arm) we need dts to live in
location that
I was wondering what people felt about doing:
arch/dts//
as a common location that could be shared. I'm up for other
As we start having more sharing of device trees between architectures (arm
arm64, arm powerpc, guessing maybe mips arm) we need dts to live in
location that
I was wondering what people felt about doing:
arch/dts/VENDOR/
as a common location that could be shared. I'm up for other
On Nov 5, 2013, at 11:46 AM, Stephen Boyd wrote:
> On 11/05/13 09:43, Kumar Gala wrote:
>> On Nov 5, 2013, at 11:35 AM, Stephen Boyd wrote:
>>
>>> On 11/05/13 09:12, Kumar Gala wrote:
>>>> I think this should be more specific than just 'qcom,mmio' or
>&g
On Nov 5, 2013, at 11:44 AM, Stephen Boyd wrote:
> On 11/05/13 09:13, Kumar Gala wrote:
>> On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
>>
>>> diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,kpss-acc.txt
>>> b/Documentation/devicetree/bindings/
On Nov 5, 2013, at 11:35 AM, Stephen Boyd wrote:
> On 11/05/13 09:12, Kumar Gala wrote:
>> On Nov 4, 2013, at 11:36 AM, Stephen Boyd wrote:
>>
>>> On 11/01, Rob Herring wrote:
>>>> On Fri, Nov 1, 2013 at 5:08 PM, Stephen Boyd wrote:
>>>>> F
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
> From: Rohit Vaswani
>
> This makes it easy to add SMP support for new devices by keying
> on a device node for the release sequence. We add the
> enable-method property for the cpus property to specify that we
> want to use the mmio release
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
> The goal of multi-platform kernels is to remove the need for mach
> directories and machine descriptors. To further that goal,
> introduce CPU_METHOD_OF_DECLARE() to allow cpu hotplug/smp
> support to be separated from the machine descriptors.
>
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
> The saw2 binding describes the SPM/AVS wrapper hardware used to
> control the regulator supplying voltage to the Krait CPUs.
>
> Cc:
> Signed-off-by: Stephen Boyd
> ---
>
> When a SAW is for a CPU it is put behind the CPU alias region similar
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
> The kpss acc binding describes the clock, reset, and power domain
> controller for a Krait CPU.
>
> Cc:
> Signed-off-by: Stephen Boyd
> ---
> .../devicetree/bindings/arm/msm/qcom,kpss-acc.txt | 21 +
> 1 file changed, 21
On Nov 4, 2013, at 11:36 AM, Stephen Boyd wrote:
> On 11/01, Rob Herring wrote:
>> On Fri, Nov 1, 2013 at 5:08 PM, Stephen Boyd wrote:
>>> From: Rohit Vaswani
>>>
>>> Scorpion and Krait are Qualcomm cpus. These cpus don't use the
>>> spin-table enable-method. Instead they rely on mmio
On Nov 4, 2013, at 11:36 AM, Stephen Boyd wrote:
On 11/01, Rob Herring wrote:
On Fri, Nov 1, 2013 at 5:08 PM, Stephen Boyd sb...@codeaurora.org wrote:
From: Rohit Vaswani rvasw...@codeaurora.org
Scorpion and Krait are Qualcomm cpus. These cpus don't use the
spin-table enable-method.
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
The kpss acc binding describes the clock, reset, and power domain
controller for a Krait CPU.
Cc: devicet...@vger.kernel.org
Signed-off-by: Stephen Boyd sb...@codeaurora.org
---
.../devicetree/bindings/arm/msm/qcom,kpss-acc.txt | 21
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
The saw2 binding describes the SPM/AVS wrapper hardware used to
control the regulator supplying voltage to the Krait CPUs.
Cc: devicet...@vger.kernel.org
Signed-off-by: Stephen Boyd sb...@codeaurora.org
---
When a SAW is for a CPU it is
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
The goal of multi-platform kernels is to remove the need for mach
directories and machine descriptors. To further that goal,
introduce CPU_METHOD_OF_DECLARE() to allow cpu hotplug/smp
support to be separated from the machine descriptors.
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
From: Rohit Vaswani rvasw...@codeaurora.org
This makes it easy to add SMP support for new devices by keying
on a device node for the release sequence. We add the
enable-method property for the cpus property to specify that we
want to use the
On Nov 5, 2013, at 11:35 AM, Stephen Boyd wrote:
On 11/05/13 09:12, Kumar Gala wrote:
On Nov 4, 2013, at 11:36 AM, Stephen Boyd wrote:
On 11/01, Rob Herring wrote:
On Fri, Nov 1, 2013 at 5:08 PM, Stephen Boyd sb...@codeaurora.org wrote:
From: Rohit Vaswani rvasw...@codeaurora.org
On Nov 5, 2013, at 11:44 AM, Stephen Boyd wrote:
On 11/05/13 09:13, Kumar Gala wrote:
On Nov 1, 2013, at 5:08 PM, Stephen Boyd wrote:
diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,kpss-acc.txt
b/Documentation/devicetree/bindings/arm/msm/qcom,kpss-acc.txt
new file mode
On Nov 5, 2013, at 11:46 AM, Stephen Boyd wrote:
On 11/05/13 09:43, Kumar Gala wrote:
On Nov 5, 2013, at 11:35 AM, Stephen Boyd wrote:
On 11/05/13 09:12, Kumar Gala wrote:
I think this should be more specific than just 'qcom,mmio' or
'qcom,warm-boot'. It should be 'qcom,kpss-acc-v1
On Oct 31, 2013, at 12:30 PM, Stephen Boyd wrote:
> On 10/30, Kumar Gala wrote:
>>
>> On Oct 30, 2013, at 4:58 PM, Stephen Boyd wrote:
>>
>>> On 10/30/13 14:56, Kumar Gala wrote:
>>>> On Oct 30, 2013, at 4:48 PM, Stephen Boyd wrote:
>&
Lindgren
> Cc: Rajendra Nayak
> Cc: Marc Zyngier
> Cc: Grant Likely
> Cc: Rob Herring
> Signed-off-by: Sricharan R
> ---
> [V2] Added default routable-irqs functions to avoid
> unnessecary if checks as per Thomas Gleixner comments
> and renamed routable
to avoid
unnessecary if checks as per Thomas Gleixner comments
and renamed routable-irq binding as per
Kumar Gala ga...@codeaurora.org comments.
Documentation/devicetree/bindings/arm/gic.txt |6 ++
drivers/irqchip/irq-gic.c | 83
On Oct 31, 2013, at 12:30 PM, Stephen Boyd wrote:
On 10/30, Kumar Gala wrote:
On Oct 30, 2013, at 4:58 PM, Stephen Boyd wrote:
On 10/30/13 14:56, Kumar Gala wrote:
On Oct 30, 2013, at 4:48 PM, Stephen Boyd wrote:
On 10/30/13 14:45, Kumar Gala wrote:
On Oct 30, 2013, at 3:25 PM
On Oct 30, 2013, at 4:58 PM, Stephen Boyd wrote:
> On 10/30/13 14:56, Kumar Gala wrote:
>> On Oct 30, 2013, at 4:48 PM, Stephen Boyd wrote:
>>
>>> On 10/30/13 14:45, Kumar Gala wrote:
>>>> On Oct 30, 2013, at 3:25 PM, Stephen Boyd wrote:
>>>>>
On Oct 30, 2013, at 4:48 PM, Stephen Boyd wrote:
> On 10/30/13 14:45, Kumar Gala wrote:
>> On Oct 30, 2013, at 3:25 PM, Stephen Boyd wrote:
>>
>>> @@ -75,3 +77,50 @@ Example:
>>> reg = <0x101>;
>>> };
>>>
On Oct 30, 2013, at 3:25 PM, Stephen Boyd wrote:
> The Krait L1/L2 error reporting device is made up of two
> interrupts, one per-CPU interrupt for the L1 caches and one
> interrupt for the L2 cache.
>
> Cc: Mark Rutland
> Cc: Kumar Gala
> Cc:
> Sig
hanged, 29 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt
Acked-by: Kumar Gala
- k
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by
The Linux Foundation
--
To unsubscr
On Oct 29, 2013, at 7:38 PM, Mark Rutland wrote:
> On Tue, Oct 29, 2013 at 06:00:59PM +, Stephen Boyd wrote:
>> On 10/29/13 01:21, Kumar Gala wrote:
>>> On Oct 28, 2013, at 7:31 PM, Stephen Boyd wrote:
>>>
>>>> The Krait L1/L2 error reporting device
On Oct 29, 2013, at 7:38 PM, Mark Rutland wrote:
On Tue, Oct 29, 2013 at 06:00:59PM +, Stephen Boyd wrote:
On 10/29/13 01:21, Kumar Gala wrote:
On Oct 28, 2013, at 7:31 PM, Stephen Boyd wrote:
The Krait L1/L2 error reporting device is made up of two
interrupts, one per-CPU interrupt
, 29 insertions(+)
create mode 100644 Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt
Acked-by: Kumar Gala ga...@codeaurora.org
- k
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by
The Linux Foundation
On Oct 30, 2013, at 3:25 PM, Stephen Boyd wrote:
The Krait L1/L2 error reporting device is made up of two
interrupts, one per-CPU interrupt for the L1 caches and one
interrupt for the L2 cache.
Cc: Mark Rutland mark.rutl...@arm.com
Cc: Kumar Gala ga...@codeaurora.org
Cc: devicet
On Oct 30, 2013, at 4:48 PM, Stephen Boyd wrote:
On 10/30/13 14:45, Kumar Gala wrote:
On Oct 30, 2013, at 3:25 PM, Stephen Boyd wrote:
@@ -75,3 +77,50 @@ Example:
reg = 0x101;
};
};
+
+If the compatible string contains qcom,krait there shall
On Oct 30, 2013, at 4:58 PM, Stephen Boyd wrote:
On 10/30/13 14:56, Kumar Gala wrote:
On Oct 30, 2013, at 4:48 PM, Stephen Boyd wrote:
On 10/30/13 14:45, Kumar Gala wrote:
On Oct 30, 2013, at 3:25 PM, Stephen Boyd wrote:
+l2-cache node containing the following properties:
Is the L1
I Dual FIFO
>
> The third cell specifies the transfer priority as below.
For the DT-Binding portion:
Acked-by: Kumar Gala
- k
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by
The Linux Foundation
--
To un
--- -
> +
> +In suspend the fclk is off and the module is disfunctional. Even
> +register reads will fail. A small logic in the host will request fclk
> +restore, when an external event is detected. Once the clock is
> +restored, the host detects the ev
On Oct 29, 2013, at 8:19 AM, Maxime Coquelin wrote:
>
> On 10/28/2013 08:25 PM, Kumar Gala wrote:
>> On Oct 14, 2013, at 7:46 AM, Maxime COQUELIN wrote:
>>
>>> This patch adds support to SSC (Synchronous Serial Controller)
>>> I2C driver
On Oct 28, 2013, at 8:06 PM, Sebastian Reichel wrote:
> On Mon, Oct 28, 2013 at 01:42:47AM -0500, Kumar Gala wrote:
>>> +This binding is based on the matrix-keymap binding with the following
>>> +changes:
>>
>> Maybe be a bit more specific and say 'bas
On Oct 28, 2013, at 5:38 PM, Tomasz Figa wrote:
> On Monday 28 of October 2013 01:37:34 Kumar Gala wrote:
>> On Oct 27, 2013, at 11:14 AM, Sebastian Reichel wrote:
>>> Add device tree support for the spi variant of wl1251
>>> and document the binding.
>>>
On Oct 28, 2013, at 5:17 PM, Tomasz Figa wrote:
diff --git a/Documentation/devicetree/bindings/clock/zynq-7000.txt
b/Documentation/devicetree/bindings/clock/zynq-7000.txt index
d99af878f5d7..11fdd146ec83 100644
--- a/Documentation/devicetree/bindings/clock/zynq-7000.txt
On Oct 28, 2013, at 7:31 PM, Stephen Boyd wrote:
> The Krait L1/L2 error reporting device is made up of two
> interrupts, one per-CPU interrupt for the L1 caches and one
> interrupt for the L2 cache.
>
> Cc:
> Signed-off-by: Stephen Boyd
> ---
>
On Oct 28, 2013, at 7:25 PM, Mark Rutland wrote:
> On Mon, Oct 28, 2013 at 11:31:36PM +, Tomasz Figa wrote:
>> On Monday 28 of October 2013 14:56:49 Olof Johansson wrote:
>>> On Mon, Oct 28, 2013 at 05:57:04AM -0500, Kumar Gala wrote:
>>>> On Oct 28, 2013, at 5:
On Oct 28, 2013, at 10:48 PM, Xiubo Li-B47053 wrote:
>>> This adds the Document for Freescale FTM PWM driver under
>>> Documentation/devicetree/bindings/pwm/.
>>>
>>> Signed-off-by: Xiubo Li
>>> ---
>>> .../devicetree/bindings/pwm/pwm-fsl-ftm.txt| 34
>> ++
>>> 1
On Oct 28, 2013, at 10:48 PM, Xiubo Li-B47053 wrote:
This adds the Document for Freescale FTM PWM driver under
Documentation/devicetree/bindings/pwm/.
Signed-off-by: Xiubo Li li.xi...@freescale.com
---
.../devicetree/bindings/pwm/pwm-fsl-ftm.txt| 34
++
1 file
On Oct 28, 2013, at 7:25 PM, Mark Rutland wrote:
On Mon, Oct 28, 2013 at 11:31:36PM +, Tomasz Figa wrote:
On Monday 28 of October 2013 14:56:49 Olof Johansson wrote:
On Mon, Oct 28, 2013 at 05:57:04AM -0500, Kumar Gala wrote:
On Oct 28, 2013, at 5:28 AM, Alexandre Courbot wrote:
Trusted
On Oct 28, 2013, at 7:31 PM, Stephen Boyd wrote:
The Krait L1/L2 error reporting device is made up of two
interrupts, one per-CPU interrupt for the L1 caches and one
interrupt for the L2 cache.
Cc: devicet...@vger.kernel.org
Signed-off-by: Stephen Boyd sb...@codeaurora.org
---
On Oct 28, 2013, at 5:17 PM, Tomasz Figa wrote:
diff --git a/Documentation/devicetree/bindings/clock/zynq-7000.txt
b/Documentation/devicetree/bindings/clock/zynq-7000.txt index
d99af878f5d7..11fdd146ec83 100644
--- a/Documentation/devicetree/bindings/clock/zynq-7000.txt
+++
On Oct 28, 2013, at 5:38 PM, Tomasz Figa wrote:
On Monday 28 of October 2013 01:37:34 Kumar Gala wrote:
On Oct 27, 2013, at 11:14 AM, Sebastian Reichel wrote:
Add device tree support for the spi variant of wl1251
and document the binding.
Signed-off-by: Sebastian Reichel s...@debian.org
On Oct 28, 2013, at 8:06 PM, Sebastian Reichel wrote:
On Mon, Oct 28, 2013 at 01:42:47AM -0500, Kumar Gala wrote:
+This binding is based on the matrix-keymap binding with the following
+changes:
Maybe be a bit more specific and say 'based on the input/matrix-keymap.txt
binding'..
OK
On Oct 29, 2013, at 8:19 AM, Maxime Coquelin wrote:
On 10/28/2013 08:25 PM, Kumar Gala wrote:
On Oct 14, 2013, at 7:46 AM, Maxime COQUELIN wrote:
This patch adds support to SSC (Synchronous Serial Controller)
I2C driver. This IP also supports SPI protocol, but this is not
the aim
. A small logic in the host will request fclk
+restore, when an external event is detected. Once the clock is
+restored, the host detects the event normally.
Example:
mmc1: mmc@0x4809c000 {
For the DT-Binding portion:
Acked-by: Kumar Gala ga...@codeaurora.org
- k
--
Employee of Qualcomm
.
For the DT-Binding portion:
Acked-by: Kumar Gala ga...@codeaurora.org
- k
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by
The Linux Foundation
--
To unsubscribe from this list: send the line unsubscribe linux-kernel
On Oct 28, 2013, at 12:15 PM, Grazvydas Ignotas wrote:
> On Mon, Oct 28, 2013 at 8:37 AM, Kumar Gala wrote:
>> On Oct 27, 2013, at 11:14 AM, Sebastian Reichel wrote:
>>> +++ b/Documentation/devicetree/bindings/net/wireless/ti,wl1251.txt
>>> @@ -0,0 +1,36 @@
>
On Oct 14, 2013, at 7:46 AM, Maxime COQUELIN wrote:
> This patch adds support to SSC (Synchronous Serial Controller)
> I2C driver. This IP also supports SPI protocol, but this is not
> the aim of this driver.
>
> This IP is embedded in all ST SoCs for Set-top box platorms, and
> supports I2C
On Oct 28, 2013, at 4:05 AM, Xiubo Li wrote:
> The RFC patch only added "See ../clock/clock-bindings.txt for details of
> the property values."
>
>
>
> This adds the Document for Freescale FTM PWM driver under
> Documentation/devicetree/bindings/pwm/.
>
> Signed-off-by: Xiubo Li
> ---
>
On Oct 28, 2013, at 5:28 AM, Alexandre Courbot wrote:
> Trusted Foundations is a TrustZone-based secure monitor for ARM that
> can be invoked using the same SMC-based API on all supported
> platforms. This patch adds initial basic support for Trusted
> Foundations using the ARM firmware API.
On Oct 27, 2013, at 10:16 PM, Mark Rutland wrote:
> On Sun, Oct 27, 2013 at 08:24:08PM +, Rob Herring wrote:
>> On Sun, Oct 27, 2013 at 8:46 AM, Grant Likely
>> wrote:
>>> On Tue, 15 Oct 2013 21:39:23 +0100, Grant Likely
>>> wrote:
The standard interrupts property in device tree can
++
> 6 files changed, 122 insertions(+), 13 deletions(-)
Acked-by: Kumar Gala
[ I think the patch should be split up so we aren't touching versatile dts as
part of it ]
- k
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hoste
701 - 800 of 1752 matches
Mail list logo
