> Add binding for NVIDIA's Tegra194 SoC SMMU topology that is based on ARM
> MMU-500.
>
> Signed-off-by: Krishna Reddy
Reviewed-by: Pritesh Raithatha
> Add global/context fault hooks to allow NVIDIA SMMU implementation handle
> faults across multiple SMMUs.
>
> Signed-off-by: Krishna Reddy
Reviewed-by: Pritesh Raithatha
> NVIDIA's Tegra194 SoC uses two ARM MMU-500s together to interleave IOVA
> accesses across them.
> Add NVIDIA implementation for dual ARM MMU-500s and add new compatible
> string for Tegra194 SoC SMMU topology.
>
> Signed-off-by: Krishna Reddy
Reviewed-by: Pritesh Raithatha
On Tuesday 08 January 2013 01:02 PM, Laxman Dewangan wrote:
> From: Pritesh Raithatha
>
> This adds a driver for the Tegra114 pinmux, and required
> parameterization data for Tegra114.
>
> The driver uses the common Tegra pincontrol driver utility
> functions to implemen
Cc:
Signed-off-by: Pritesh Raithatha
---
arch/arm/boot/dts/tegra30.dtsi |4 ++--
1 files changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi
index 3e4334d..3f96658 100644
--- a/arch/arm/boot/dts/tegra30.dtsi
+++ b/arch/arm
Signed-off-by: Pritesh Raithatha
---
drivers/pinctrl/pinctrl-tegra.c |2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/drivers/pinctrl/pinctrl-tegra.c b/drivers/pinctrl/pinctrl-tegra.c
index ae52e4e..5a5f261 100644
--- a/drivers/pinctrl/pinctrl-tegra.c
+++ b/drivers
change nvidia,slew_rate* to nvidia,slew-rate*
Signed-off-by: Pritesh Raithatha
---
.../bindings/pinctrl/nvidia,tegra20-pinmux.txt |2 +-
.../bindings/pinctrl/nvidia,tegra30-pinmux.txt |2 +-
2 files changed, 2 insertions(+), 2 deletions(-)
diff --git
a/Documentation/devicetree
Signed-off-by: Pritesh Raithatha
---
drivers/pinctrl/pinctrl-tegra30.c | 24
1 files changed, 12 insertions(+), 12 deletions(-)
diff --git a/drivers/pinctrl/pinctrl-tegra30.c
b/drivers/pinctrl/pinctrl-tegra30.c
index 0386fdf..7894f14 100644
--- a/drivers/pinctrl
8 matches
Mail list logo