.
Signed-off-by: Wendy Liang
Reviewed-by: Hyun Kwon
---
drivers/misc/xilinx-ai-engine/Makefile | 1 +
drivers/misc/xilinx-ai-engine/ai-engine-aie.c | 225 +++
drivers/misc/xilinx-ai-engine/ai-engine-clock.c| 245 +
drivers/misc/xilinx-ai
tiles are channeled on
a single interrupt line, backtracking the source the interrupt to an
AIE module is required. To keep the top-half interrupt short,
backtracking is deferred to bottom half by scheduling a task in shared
workqueue.
Signed-off-by: Nishad Saraf
Signed-off-by: Wendy Liang
DMA buf for all the tile data
memories in an AI engine partition.
Signed-off-by: Wendy Liang
Reviewed-by: Hyun Kwon
---
drivers/misc/xilinx-ai-engine/Makefile | 1 +
drivers/misc/xilinx-ai-engine/ai-engine-aie.c | 36 +++
drivers/misc/xilinx-ai-engine/ai-engine-internal.h
partition through the AI engine
partition driver instance. AI engine registers write is moved to kernel
as there are registers in the AI engine array needs privilege
permission.
Signed-off-by: Wendy Liang
Signed-off-by: Hyun Kwon
---
MAINTAINERS| 8
to all the other source files in the
driver.
Signed-off-by: Nishad Saraf
Signed-off-by: Wendy Liang
---
drivers/misc/xilinx-ai-engine/ai-engine-dev.c | 25 +-
drivers/misc/xilinx-ai-engine/ai-engine-internal.h | 6 ++
2 files changed, 30 insertions(+), 1 deletion
to the hardware DMA buffer descriptor.
The main logic to control what's go into the buffer descriptor and which
buffer descriptor to use is in the userspace AI engine library.
Signed-off-by: Wendy Liang
Reviewed-by: Hyun Kwon
---
drivers/misc/xilinx-ai-engine/Makefile | 1 +
drivers
. Note that, this will
only be applicable for ES1 rev. For ES2 and other non-silicon platforms,
this call will essentially be a NOP in the firmware.
Signed-off-by: Izhar Ameer Shaikh
Signed-off-by: Wendy Liang
---
drivers/firmware/xilinx/zynqmp.c | 14 ++
include/linux/firmware/xlnx
.
Signed-off-by: Wendy Liang
---
.../bindings/soc/xilinx/xlnx,ai-engine.yaml| 126 +
1 file changed, 126 insertions(+)
create mode 100644
Documentation/devicetree/bindings/soc/xilinx/xlnx,ai-engine.yaml
diff --git a/Documentation/devicetree/bindings/soc/xilinx/xlnx
Shaikh (1):
firmware: xilinx: Add IOCTL support for AIE ISR Clear
Nishad Saraf (2):
misc: xilinx-ai-engine: Add support to request device management
services
misc: xilinx-ai-engine: Add support for servicing error interrupts
Wendy Liang (6):
dt-binding: soc: xilinx: ai-engine: Add AI engi
the partition is
released, user can set the control flag to indicate not to reset the
partition when the user requests the partition.
If partition the not to reset partition control flag is set, it will
not execute the above cleanup sequence when the partition is released.
Signed-off-by: Wendy
'
undeclared (first use in this function)
367 | return -ENODEV;
| ^~
Signed-off-by: Wendy Liang
---
v2:
* Always include linux/err.h
---
include/linux/firmware/xlnx-zynqmp.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include
On 11/19/20 12:36 AM, Hillf Danton wrote:
On Wed, 18 Nov 2020 15:48:09 -0800 Wendy Liang wrote:
+/**
+ * aie_interrupt() - interrupt handler for AIE.
+ * @irq: Interrupt number.
+ * @data: AI engine device structure.
+ * @return: IRQ_HANDLED.
+ *
+ * This thread function disables level 2
.
Signed-off-by: Wendy Liang
Reviewed-by: Hyun Kwon
---
drivers/misc/xilinx-ai-engine/Makefile | 1 +
drivers/misc/xilinx-ai-engine/ai-engine-aie.c | 227 ++-
drivers/misc/xilinx-ai-engine/ai-engine-clock.c| 244 +
drivers/misc/xilinx-ai
partition through the AI engine
partition driver instance. AI engine registers write is moved to kernel
as there are registers in the AI engine array needs privilege
permission.
Signed-off-by: Wendy Liang
Signed-off-by: Hyun Kwon
---
MAINTAINERS| 8
DMA buf for all the tile data
memories in an AI engine partition.
Signed-off-by: Wendy Liang
Reviewed-by: Hyun Kwon
---
drivers/misc/xilinx-ai-engine/Makefile | 1 +
drivers/misc/xilinx-ai-engine/ai-engine-aie.c | 36 +++
drivers/misc/xilinx-ai-engine/ai-engine-internal.h
to the hardware DMA buffer descriptor.
The main logic to control what's go into the buffer descriptor and which
buffer descriptor to use is in the userspace AI engine library.
Signed-off-by: Wendy Liang
Reviewed-by: Hyun Kwon
---
drivers/misc/xilinx-ai-engine/Makefile | 1 +
drivers
. Note that, this will
only be applicable for ES1 rev. For ES2 and other non-silicon platforms,
this call will essentially be a NOP in the firmware.
Signed-off-by: Izhar Ameer Shaikh
Signed-off-by: Wendy Liang
---
drivers/firmware/xilinx/zynqmp.c | 14 ++
include/linux/firmware/xlnx
tiles are channeled on
a single interrupt line, backtracking the source the interrupt to an
AIE module is required. To keep the top-half interrupt short,
backtracking is deferred to bottom half by scheduling a task in shared
workqueue.
Signed-off-by: Nishad Saraf
Signed-off-by: Wendy Liang
the partition is
released, user can set the control flag to indicate not to reset the
partition when the user requests the partition.
If partition the not to reset partition control flag is set, it will
not execute the above cleanup sequence when the partition is released.
Signed-off-by: Wendy
to all the other source files in the
driver.
Signed-off-by: Nishad Saraf
Signed-off-by: Wendy Liang
---
drivers/misc/xilinx-ai-engine/ai-engine-dev.c | 25 +-
drivers/misc/xilinx-ai-engine/ai-engine-internal.h | 6 ++
2 files changed, 30 insertions(+), 1 deletion
management
services
misc: xilinx-ai-engine: Add support for servicing error interrupts
Wendy Liang (6):
dt-binding: soc: xilinx: ai-engine: Add AI engine binding
misc: Add Xilinx AI engine device driver
misc: xilinx-ai-engine: Implement AI engine cleanup sequence
misc: xilinx-ai-engine: expose
.
Signed-off-by: Wendy Liang
---
.../bindings/soc/xilinx/xlnx,ai-engine.yaml| 126 +
1 file changed, 126 insertions(+)
create mode 100644
Documentation/devicetree/bindings/soc/xilinx/xlnx,ai-engine.yaml
diff --git a/Documentation/devicetree/bindings/soc/xilinx/xlnx
'
undeclared (first use in this function)
367 | return -ENODEV;
| ^~
Signed-off-by: Wendy Liang
---
include/linux/firmware/xlnx-zynqmp.h | 4
1 file changed, 4 insertions(+)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include/linux/firmware/xlnx-zynqmp.h
index
tiles are channeled on
a single interrupt line, backtracking the source the interrupt to an
AIE module is required. To keep the top-half interrupt short,
backtracking is deferred to bottom half by scheduling a task in shared
workqueue.
Signed-off-by: Nishad Saraf
Signed-off-by: Wendy Liang
partition through the AI engine
partition driver instance. AI engine registers write is moved to kernel
as there are registers in the AI engine array needs privilege
permission.
Signed-off-by: Wendy Liang
Signed-off-by: Hyun Kwon
---
MAINTAINERS| 8
.
Signed-off-by: Wendy Liang
Reviewed-by: Hyun Kwon
---
drivers/misc/xilinx-ai-engine/Makefile | 1 +
drivers/misc/xilinx-ai-engine/ai-engine-aie.c | 227 ++-
drivers/misc/xilinx-ai-engine/ai-engine-clock.c| 244 +
drivers/misc/xilinx-ai
DMA buf for all the tile data
memories in an AI engine partition.
Signed-off-by: Wendy Liang
Reviewed-by: Hyun Kwon
---
drivers/misc/xilinx-ai-engine/Makefile | 1 +
drivers/misc/xilinx-ai-engine/ai-engine-aie.c | 36 +++
drivers/misc/xilinx-ai-engine/ai-engine-internal.h
. Note that, this will
only be applicable for ES1 rev. For ES2 and other non-silicon platforms,
this call will essentially be a NOP in the firmware.
Signed-off-by: Izhar Ameer Shaikh
Signed-off-by: Wendy Liang
---
drivers/firmware/xilinx/zynqmp.c | 14 ++
include/linux/firmware/xlnx
to the hardware DMA buffer descriptor.
The main logic to control what's go into the buffer descriptor and which
buffer descriptor to use is in the userspace AI engine library.
Signed-off-by: Wendy Liang
Reviewed-by: Hyun Kwon
---
drivers/misc/xilinx-ai-engine/Makefile | 1 +
drivers
to all the other source files in the
driver.
Signed-off-by: Nishad Saraf
Signed-off-by: Wendy Liang
---
drivers/misc/xilinx-ai-engine/ai-engine-dev.c | 25 +-
drivers/misc/xilinx-ai-engine/ai-engine-internal.h | 6 ++
2 files changed, 30 insertions(+), 1 deletion
.
Signed-off-by: Wendy Liang
---
.../bindings/soc/xilinx/xlnx,ai-engine.yaml| 119 +
1 file changed, 119 insertions(+)
create mode 100644
Documentation/devicetree/bindings/soc/xilinx/xlnx,ai-engine.yaml
diff --git a/Documentation/devicetree/bindings/soc/xilinx/xlnx
the partition is
released, user can set the control flag to indicate not to reset the
partition when the user requests the partition.
If partition the not to reset partition control flag is set, it will
not execute the above cleanup sequence when the partition is released.
Signed-off-by: Wendy
).
Izhar Ameer Shaikh (1):
firmware: xilinx: Add IOCTL support for AIE ISR Clear
Nishad Saraf (2):
misc: xilinx-ai-engine: Add support to request device management
services
misc: xilinx-ai-engine: Add support for servicing error interrupts
Wendy Liang (6):
dt-binding: soc: xilinx: ai-engine
Hi Ben
On Sun, Sep 20, 2020 at 4:16 PM Ben Levinsky wrote:
>
> Hi All,
>
> > -Original Message-
> > From: Wendy Liang
> > Sent: Friday, September 18, 2020 6:53 PM
> > To: Michael Auchter
> > Cc: Ben Levinsky ; punit1.agra...@toshiba.co.jp;
> &
Hi Ben,
On Sun, Sep 20, 2020 at 4:16 PM Ben Levinsky wrote:
>
> Hi All,
>
> > -Original Message-
> > From: Wendy Liang
> > Sent: Friday, September 18, 2020 6:53 PM
> > To: Michael Auchter
> > Cc: Ben Levinsky ; punit1.agra...@toshiba.co.jp;
> &
HI Michael, Ben, Punit,
On Fri, Sep 18, 2020 at 12:08 PM Michael Auchter wrote:
>
> Hey Ben,
>
> On Fri, Sep 18, 2020 at 06:01:19PM +, Ben Levinsky wrote:
> > Hi Michael, Punit,
> >
> > > -Original Message-
> > > From: Michael Auchter
> > > Sent: Friday, September 18, 2020 9:07 AM
>
Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
in ZynqMP SoC used for the communication between various processor
systems.
Signed-off-by: Wendy Liang
Reviewed-by: Rob Herring
---
.../bindings/mailbox/xlnx,zynqmp-ipi-mailbox.txt | 127 +
1 file changed
as subnodes to the IPI agent device node to properly
describe the hardware.
v3:
- add NULL entry to of_device_id of IPI controller
v2:
- change SPDX-License-Identifier license text style in .c file
- replace xlnx-ipi-ids with xlnx,ipi-ids
Wendy Liang (2):
mailbox: ZynqMP IPI mailbox
This patch is to introduce ZynqMP IPI mailbox controller driver
to use the ZynqMP IPI block as mailboxes.
Signed-off-by: Wendy Liang
---
drivers/mailbox/Kconfig| 11 +
drivers/mailbox/Makefile | 2 +
drivers/mailbox/zynqmp-ipi-mailbox.c | 725
This patch is to introduce ZynqMP IPI mailbox controller driver
to use the ZynqMP IPI block as mailboxes.
Signed-off-by: Wendy Liang
---
drivers/mailbox/Kconfig | 11 +
drivers/mailbox/Makefile | 2 +
drivers/mailbox/zynqmp-ipi-mailbox.c | 764
Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
in ZynqMP SoC used for the communication between various processor
systems.
Signed-off-by: Wendy Liang
Reviewed-by: Rob Herring
---
.../bindings/mailbox/xlnx,zynqmp-ipi-mailbox.txt | 127 +
1 file changed
3:
- add NULL entry to of_device_id of IPI controller
v2:
- change SPDX-License-Identifier license text style in .c file
- replace xlnx-ipi-ids with xlnx,ipi-ids
Wendy Liang (2):
mailbox: ZynqMP IPI mailbox controller
dt-bindings: mailbox: Add Xilinx IPI Mailbox
.../bindings/mailbox/xlnx,zynqmp-ipi
On Tue, Dec 4, 2018 at 11:57 AM Loic PALLARDY wrote:
>
>
>
> > -Original Message-
> > From: Wendy Liang
> > Sent: mardi 4 décembre 2018 19:58
> > To: Loic PALLARDY
> > Cc: Suman Anna ; Bjorn Andersson
> > ; Ohad Ben-Cohen ;
> > linux-re
On Tue, Dec 4, 2018 at 11:57 AM Loic PALLARDY wrote:
>
>
>
> > -Original Message-
> > From: Wendy Liang
> > Sent: mardi 4 décembre 2018 19:58
> > To: Loic PALLARDY
> > Cc: Suman Anna ; Bjorn Andersson
> > ; Ohad Ben-Cohen ;
> > linux-re
On Tue, Dec 4, 2018 at 10:04 AM Loic PALLARDY wrote:
>
>
>
> > -Original Message-
> > From: Wendy Liang
> > Sent: mardi 4 décembre 2018 18:57
> > To: Suman Anna
> > Cc: Loic PALLARDY ; Bjorn Andersson
> > ; Ohad Ben-Cohen ;
> > linux-re
On Tue, Dec 4, 2018 at 10:04 AM Loic PALLARDY wrote:
>
>
>
> > -Original Message-
> > From: Wendy Liang
> > Sent: mardi 4 décembre 2018 18:57
> > To: Suman Anna
> > Cc: Loic PALLARDY ; Bjorn Andersson
> > ; Ohad Ben-Cohen ;
> > linux-re
On Mon, Oct 29, 2018 at 1:19 PM Suman Anna wrote:
>
> Hi Loic,
>
> On 10/24/18 10:14 AM, Loic PALLARDY wrote:
> > Hi Suman,
> >
> >> -Original Message-
> >> From: Suman Anna
> >> Sent: mercredi 24 octobre 2018 02:14
> >> To: Loic PALLARDY ; bjorn.anders...@linaro.org;
> >>
On Mon, Oct 29, 2018 at 1:19 PM Suman Anna wrote:
>
> Hi Loic,
>
> On 10/24/18 10:14 AM, Loic PALLARDY wrote:
> > Hi Suman,
> >
> >> -Original Message-
> >> From: Suman Anna
> >> Sent: mercredi 24 octobre 2018 02:14
> >> To: Loic PALLARDY ; bjorn.anders...@linaro.org;
> >>
n .c file
- replace xlnx-ipi-ids with xlnx,ipi-ids
Wendy Liang (2):
mailbox: ZynqMP IPI mailbox controller
dt-bindings: mailbox: Add Xilinx IPI Mailbox
.../bindings/mailbox/xlnx,zynqmp-ipi-mailbox.txt | 127
drivers/mailbox/Kconfig| 9 +
driv
n .c file
- replace xlnx-ipi-ids with xlnx,ipi-ids
Wendy Liang (2):
mailbox: ZynqMP IPI mailbox controller
dt-bindings: mailbox: Add Xilinx IPI Mailbox
.../bindings/mailbox/xlnx,zynqmp-ipi-mailbox.txt | 127
drivers/mailbox/Kconfig| 9 +
driv
Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
in ZynqMP SoC used for the communication between various processor
systems.
Signed-off-by: Wendy Liang
---
.../bindings/mailbox/xlnx,zynqmp-ipi-mailbox.txt | 127 +
1 file changed, 127 insertions(+)
create
Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
in ZynqMP SoC used for the communication between various processor
systems.
Signed-off-by: Wendy Liang
---
.../bindings/mailbox/xlnx,zynqmp-ipi-mailbox.txt | 127 +
1 file changed, 127 insertions(+)
create
This patch is to introduce ZynqMP IPI mailbox controller driver
to use the ZynqMP IPI block as mailboxes.
Signed-off-by: Wendy Liang
---
drivers/mailbox/Kconfig| 9 +
drivers/mailbox/Makefile | 2 +
drivers/mailbox/zynqmp-ipi-mailbox.c | 762
This patch is to introduce ZynqMP IPI mailbox controller driver
to use the ZynqMP IPI block as mailboxes.
Signed-off-by: Wendy Liang
---
drivers/mailbox/Kconfig| 9 +
drivers/mailbox/Makefile | 2 +
drivers/mailbox/zynqmp-ipi-mailbox.c | 762
This patch is to introduce ZynqMP IPI mailbox controller driver
to use the ZynqMP IPI block as mailboxes.
Signed-off-by: Wendy Liang
---
drivers/mailbox/Kconfig| 9 +
drivers/mailbox/Makefile | 2 +
drivers/mailbox/zynqmp-ipi-mailbox.c | 762
This patch is to introduce ZynqMP IPI mailbox controller driver
to use the ZynqMP IPI block as mailboxes.
Signed-off-by: Wendy Liang
---
drivers/mailbox/Kconfig| 9 +
drivers/mailbox/Makefile | 2 +
drivers/mailbox/zynqmp-ipi-mailbox.c | 762
onfig
symbol.
v4:
- make IPI mailboxes as subnodes to the IPI agent device node to properly
describe the hardware.
v3:
- add NULL entry to of_device_id of IPI controller
v2:
- change SPDX-License-Identifier license text style in .c file
- replace xlnx-ipi-ids with xlnx,ipi-ids
Wendy
Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
in ZynqMP SoC used for the communication between various processor
systems.
Signed-off-by: Wendy Liang
---
.../bindings/mailbox/xlnx,zynqmp-ipi-mailbox.txt | 128 +
1 file changed, 128 insertions(+)
create
onfig
symbol.
v4:
- make IPI mailboxes as subnodes to the IPI agent device node to properly
describe the hardware.
v3:
- add NULL entry to of_device_id of IPI controller
v2:
- change SPDX-License-Identifier license text style in .c file
- replace xlnx-ipi-ids with xlnx,ipi-ids
Wendy
Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
in ZynqMP SoC used for the communication between various processor
systems.
Signed-off-by: Wendy Liang
---
.../bindings/mailbox/xlnx,zynqmp-ipi-mailbox.txt | 128 +
1 file changed, 128 insertions(+)
create
On Wed, Oct 10, 2018 at 2:59 AM Sudeep Holla wrote:
>
> On Wed, Oct 10, 2018 at 12:18:32AM -0700, Wendy Liang wrote:
> > Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
> > in ZynqMP SoC used for the communication between various processor
> > sys
On Wed, Oct 10, 2018 at 2:59 AM Sudeep Holla wrote:
>
> On Wed, Oct 10, 2018 at 12:18:32AM -0700, Wendy Liang wrote:
> > Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
> > in ZynqMP SoC used for the communication between various processor
> > sys
Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
in ZynqMP SoC used for the communication between various processor
systems.
Signed-off-by: Wendy Liang
---
Not put "Reviewed-by" as bindings have been updated since last review.
---
.../bindings/mailbox/xlnx,zynqmp-ipi-m
Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
in ZynqMP SoC used for the communication between various processor
systems.
Signed-off-by: Wendy Liang
---
Not put "Reviewed-by" as bindings have been updated since last review.
---
.../bindings/mailbox/xlnx,zynqmp-ipi-m
This patch is to introduce ZynqMP IPI mailbox controller driver
to use the ZynqMP IPI block as mailboxes.
Signed-off-by: Wendy Liang
---
drivers/mailbox/Kconfig| 8 +
drivers/mailbox/Makefile | 2 +
drivers/mailbox/zynqmp-ipi-mailbox.c | 762
This patch is to introduce ZynqMP IPI mailbox controller driver
to use the ZynqMP IPI block as mailboxes.
Signed-off-by: Wendy Liang
---
drivers/mailbox/Kconfig| 8 +
drivers/mailbox/Makefile | 2 +
drivers/mailbox/zynqmp-ipi-mailbox.c | 762
properly
describe the hardware.
v3:
- add NULL entry to of_device_id of IPI controller
v2:
- change SPDX-License-Identifier license text style in .c file
- replace xlnx-ipi-ids with xlnx,ipi-ids
Wendy Liang (2):
mailbox: ZynqMP IPI mailbox controller
dt-bindings: mailbox: Add Xilinx IPI Ma
properly
describe the hardware.
v3:
- add NULL entry to of_device_id of IPI controller
v2:
- change SPDX-License-Identifier license text style in .c file
- replace xlnx-ipi-ids with xlnx,ipi-ids
Wendy Liang (2):
mailbox: ZynqMP IPI mailbox controller
dt-bindings: mailbox: Add Xilinx IPI Ma
On Thu, Jan 4, 2018 at 3:53 PM Wendy Liang wrote:
>
> Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
> in ZynqMP SoC used for the communication between various processor
> systems.
>
> Signed-off-by: Wendy Liang
> ---
> .../bindings/mailbox/xlnx,zynqmp
On Thu, Jan 4, 2018 at 3:53 PM Wendy Liang wrote:
>
> Xilinx ZynqMP IPI(Inter Processor Interrupt) is a hardware block
> in ZynqMP SoC used for the communication between various processor
> systems.
>
> Signed-off-by: Wendy Liang
> ---
> .../bindings/mailbox/xlnx,zynqmp
Hi Loic,
On Thu, Sep 27, 2018 at 12:22 PM Loic PALLARDY wrote:
>
> Hi Wendy
>
> > -Original Message-
> > From: Wendy Liang
> > Sent: Thursday, September 27, 2018 7:17 PM
> > To: Loic PALLARDY
> > Cc: Bjorn Andersson ; Ohad Ben-Cohen
> > ; l
Hi Loic,
On Thu, Sep 27, 2018 at 12:22 PM Loic PALLARDY wrote:
>
> Hi Wendy
>
> > -Original Message-
> > From: Wendy Liang
> > Sent: Thursday, September 27, 2018 7:17 PM
> > To: Loic PALLARDY
> > Cc: Bjorn Andersson ; Ohad Ben-Cohen
> > ; l
On Fri, Jul 27, 2018 at 6:16 AM Loic Pallardy wrote:
>
> This patch creates a dedicated vdev subdevice for each vdev declared
> in firmware resource table and associates carveout named "vdev%dbuffer"
> (with %d vdev index in resource table) if any as dma coherent memory pool.
>
> Then vdev
On Fri, Jul 27, 2018 at 6:16 AM Loic Pallardy wrote:
>
> This patch creates a dedicated vdev subdevice for each vdev declared
> in firmware resource table and associates carveout named "vdev%dbuffer"
> (with %d vdev index in resource table) if any as dma coherent memory pool.
>
> Then vdev
On Fri, Aug 24, 2018 at 9:26 AM Wendy Liang wrote:
>
> Ping, any comments to the driver?
Any comments to this driver?
Thanks,
Wendy
> On Thu, Aug 16, 2018 at 3:17 AM Wendy Liang wrote:
> >
> > There are cortex-r5 processors in Xilinx Zynq UltraScale+
> > MPSoC platfo
On Fri, Aug 24, 2018 at 9:26 AM Wendy Liang wrote:
>
> Ping, any comments to the driver?
Any comments to this driver?
Thanks,
Wendy
> On Thu, Aug 16, 2018 at 3:17 AM Wendy Liang wrote:
> >
> > There are cortex-r5 processors in Xilinx Zynq UltraScale+
> > MPSoC platfo
On Thu, Jul 26, 2018 at 2:31 PM Wendy Liang wrote:
>
> On Tue, Jan 9, 2018 at 8:42 PM, Jassi Brar wrote:
> > On Wed, Jan 10, 2018 at 6:52 AM, Jiaying Liang wrote:
> >>> From: Jassi Brar [mailto:jassisinghb...@gmail.com]
> >
> >&g
On Thu, Jul 26, 2018 at 2:31 PM Wendy Liang wrote:
>
> On Tue, Jan 9, 2018 at 8:42 PM, Jassi Brar wrote:
> > On Wed, Jan 10, 2018 at 6:52 AM, Jiaying Liang wrote:
> >>> From: Jassi Brar [mailto:jassisinghb...@gmail.com]
> >
> >&g
Ping, any comments to the driver?
On Thu, Aug 16, 2018 at 3:17 AM Wendy Liang wrote:
>
> There are cortex-r5 processors in Xilinx Zynq UltraScale+
> MPSoC platforms. This remoteproc driver is to manage the
> R5 processors.
>
> Signed-off-by: Wendy Liang
> ---
> dr
Ping, any comments to the driver?
On Thu, Aug 16, 2018 at 3:17 AM Wendy Liang wrote:
>
> There are cortex-r5 processors in Xilinx Zynq UltraScale+
> MPSoC platforms. This remoteproc driver is to manage the
> R5 processors.
>
> Signed-off-by: Wendy Liang
> ---
> dr
On Fri, Aug 17, 2018 at 9:31 AM, Moritz Fischer
wrote:
> Hi Wendy,
>
> couple of minor stuff inline.
>
> On Thu, Aug 16, 2018 at 12:06 AM, Wendy Liang wrote:
>> Add device tree binding for Xilinx Cortex-r5 remoteproc.
>>
>> Signed-off-by: Wendy Liang
>>
On Fri, Aug 17, 2018 at 9:31 AM, Moritz Fischer
wrote:
> Hi Wendy,
>
> couple of minor stuff inline.
>
> On Thu, Aug 16, 2018 at 12:06 AM, Wendy Liang wrote:
>> Add device tree binding for Xilinx Cortex-r5 remoteproc.
>>
>> Signed-off-by: Wendy Liang
>>
On Fri, Aug 17, 2018 at 8:09 AM, Rob Herring wrote:
> Hi, this email is from Rob's (experimental) review bot. I found a couple
> of common problems with your patch. Please see below.
>
> On Thu, 16 Aug 2018 00:06:30 -0700, Wendy Liang wrote:
>> Add device tree binding fo
On Fri, Aug 17, 2018 at 8:09 AM, Rob Herring wrote:
> Hi, this email is from Rob's (experimental) review bot. I found a couple
> of common problems with your patch. Please see below.
>
> On Thu, 16 Aug 2018 00:06:30 -0700, Wendy Liang wrote:
>> Add device tree binding fo
Add shutdown/wakeup a resource eemi operations to shutdown
or bringup a resource.
Signed-off-by: Wendy Liang
---
drivers/firmware/xilinx/zynqmp.c | 35 +++
include/linux/firmware/xlnx-zynqmp.h | 8
2 files changed, 43 insertions(+)
diff --git
Add request access capability macro which will be used to
request access to a device node from Xilinx firmware.
Signed-off-by: Wendy Liang
---
include/linux/firmware/xlnx-zynqmp.h | 3 +++
1 file changed, 3 insertions(+)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include/linux
There are cortex-r5 processors in Xilinx Zynq UltraScale+
MPSoC platforms. This remoteproc driver is to manage the
R5 processors.
Signed-off-by: Wendy Liang
---
drivers/remoteproc/Kconfig| 9 +
drivers/remoteproc/Makefile | 1 +
drivers/remoteproc
Add request/release resource node EEMI operations.
Signed-off-by: Wendy Liang
---
drivers/firmware/xilinx/zynqmp.c | 30 ++
include/linux/firmware/xlnx-zynqmp.h | 7 +++
2 files changed, 37 insertions(+)
diff --git a/drivers/firmware/xilinx/zynqmp.c b
Add shutdown/wakeup a resource eemi operations to shutdown
or bringup a resource.
Signed-off-by: Wendy Liang
---
drivers/firmware/xilinx/zynqmp.c | 35 +++
include/linux/firmware/xlnx-zynqmp.h | 8
2 files changed, 43 insertions(+)
diff --git
Add request access capability macro which will be used to
request access to a device node from Xilinx firmware.
Signed-off-by: Wendy Liang
---
include/linux/firmware/xlnx-zynqmp.h | 3 +++
1 file changed, 3 insertions(+)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include/linux
There are cortex-r5 processors in Xilinx Zynq UltraScale+
MPSoC platforms. This remoteproc driver is to manage the
R5 processors.
Signed-off-by: Wendy Liang
---
drivers/remoteproc/Kconfig| 9 +
drivers/remoteproc/Makefile | 1 +
drivers/remoteproc
Add request/release resource node EEMI operations.
Signed-off-by: Wendy Liang
---
drivers/firmware/xilinx/zynqmp.c | 30 ++
include/linux/firmware/xlnx-zynqmp.h | 7 +++
2 files changed, 37 insertions(+)
diff --git a/drivers/firmware/xilinx/zynqmp.c b
Add device tree binding for Xilinx Cortex-r5 remoteproc.
Signed-off-by: Wendy Liang
---
.../remoteproc/xlnx,zynqmp-r5-remoteproc.txt | 81 ++
1 file changed, 81 insertions(+)
create mode 100644
Documentation/devicetree/bindings/remoteproc/xlnx,zynqmp-r5
Add ZynqMP firmware ioctl enums for RPU configuration.
Signed-off-by: Wendy Liang
---
include/linux/firmware/xlnx-zynqmp.h | 19 +++
1 file changed, 19 insertions(+)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include/linux/firmware/xlnx-zynqmp.h
index a3ef7d6..9c4258f
Add device tree binding for Xilinx Cortex-r5 remoteproc.
Signed-off-by: Wendy Liang
---
.../remoteproc/xlnx,zynqmp-r5-remoteproc.txt | 81 ++
1 file changed, 81 insertions(+)
create mode 100644
Documentation/devicetree/bindings/remoteproc/xlnx,zynqmp-r5
Add ZynqMP firmware ioctl enums for RPU configuration.
Signed-off-by: Wendy Liang
---
include/linux/firmware/xlnx-zynqmp.h | 19 +++
1 file changed, 19 insertions(+)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include/linux/firmware/xlnx-zynqmp.h
index a3ef7d6..9c4258f
Add firmware request ack enums which will be used in firmware
request calls.
Signed-off-by: Wendy Liang
---
include/linux/firmware/xlnx-zynqmp.h | 6 ++
1 file changed, 6 insertions(+)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include/linux/firmware/xlnx-zynqmp.h
index 9c4258f
Add firmware request ack enums which will be used in firmware
request calls.
Signed-off-by: Wendy Liang
---
include/linux/firmware/xlnx-zynqmp.h | 6 ++
1 file changed, 6 insertions(+)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include/linux/firmware/xlnx-zynqmp.h
index 9c4258f
://patchwork.kernel.org/cover/10555405/
Wendy Liang (7):
firmware: xlnx-zynqmp: Add RPU ioctl enums
firmware: xlnx-zynqmp: Add request ack enums
firmware: xilinx-zynqmp: Add request access capability macro
firmware: xlnx-zynqmp: Add request/release node
firmware: xlnx-zynqmp: Add shutdown/wakeup
://patchwork.kernel.org/cover/10555405/
Wendy Liang (7):
firmware: xlnx-zynqmp: Add RPU ioctl enums
firmware: xlnx-zynqmp: Add request ack enums
firmware: xilinx-zynqmp: Add request access capability macro
firmware: xlnx-zynqmp: Add request/release node
firmware: xlnx-zynqmp: Add shutdown/wakeup
1 - 100 of 188 matches
Mail list logo