From: Michael Shych
This series is resent (original series has been sent at 5/3/2018).
PATCH1
It adds support for extended length of read and write transactions.
PATCH2
It adds support for smbus block read transaction.
PATCH3
Fix report about supported functionality.
PATCH4
It allows
From: Michael Shych
It adds support for smbus block read transaction. CPLD smbus block read bit
of capability register is verified during driver initialization, and driver
data is updated if such capability is available. In case an upper layer
requests a read transaction of length one and expects
From: Michael Shych
It adds support for extended length of read and write transactions.
New CPLD logic allows double size of the read and write transactions
length. This feature is verified through capability register, which is
renamed from unclear LPF_REG to CPBLTY_REG. Two bits 5 and 6 of these
From: Michael Shych
It adds capability register description to documentation.
Signed-off-by: Michael Shych
---
Documentation/i2c/busses/i2c-mlxcpld | 4
1 file changed, 4 insertions(+)
diff --git a/Documentation/i2c/busses/i2c-mlxcpld
b/Documentation/i2c/busses/i2c-mlxcpld
index 4e46c44
From: Michael Shych
It allows mlxcpld driver to be connected to pre-defined adapter number
equal or greater than one, in order to avoid current limitation, assuming
usage of id number one only.
Signed-off-by: Michael Shych
---
drivers/i2c/busses/i2c-mlxcpld.c | 2 ++
1 file changed, 2 insertio
From: Michael Shych
It fixes report about supported functionality.
Functionality can be different up to CPLD capability.
Fixes: 6bec23bff9149 (i2c: mlxcpld: add master driver for mellanox systems)
Signed-off-by: Michael Shych
---
drivers/i2c/busses/i2c-mlxcpld.c | 9 -
1 file changed,
6 matches
Mail list logo