On Wed, 28 Aug 2019 at 12:52, Alejandro González
wrote:
>
> El 27/8/19 a las 15:24, Ulf Hansson escribió:> Assuming this should go stable
> as well? Perhaps you can find a
> > relevant commit that we can put as a fixes tag as well?
> >
> > Kind regards
> > Uffe
>
> The most relevant commit I've f
On Wed, Aug 28, 2019 at 9:43 PM Maxime Ripard wrote:
>
> On Wed, Aug 28, 2019 at 09:29:32PM +0800, Chen-Yu Tsai wrote:
> > On Wed, Aug 28, 2019 at 8:52 PM Linus Walleij
> > wrote:
> > >
> > > On Sun, Aug 25, 2019 at 5:06 PM Alejandro González
> > > wrote:
> > >
> > > > Jernej Skrabec compared t
On Wed, Aug 28, 2019 at 09:29:32PM +0800, Chen-Yu Tsai wrote:
> On Wed, Aug 28, 2019 at 8:52 PM Linus Walleij
> wrote:
> >
> > On Sun, Aug 25, 2019 at 5:06 PM Alejandro González
> > wrote:
> >
> > > Jernej Skrabec compared the BSP driver with this
> > > driver, and found that the BSP driver conf
On Wed, Aug 28, 2019 at 8:52 PM Linus Walleij wrote:
>
> On Sun, Aug 25, 2019 at 5:06 PM Alejandro González
> wrote:
>
> > Jernej Skrabec compared the BSP driver with this
> > driver, and found that the BSP driver configures pinctrl to operate at
> > 1.8 V when entering DDR mode (although 3.3 V o
On Sun, Aug 25, 2019 at 5:06 PM Alejandro González
wrote:
> Jernej Skrabec compared the BSP driver with this
> driver, and found that the BSP driver configures pinctrl to operate at
> 1.8 V when entering DDR mode (although 3.3 V operation is supported), while
> the mainline kernel lacks any mecha
El 27/8/19 a las 15:24, Ulf Hansson escribió:> Assuming this should go stable
as well? Perhaps you can find a
> relevant commit that we can put as a fixes tag as well?
>
> Kind regards
> Uffe
The most relevant commit I've found that is related to enabling DDR speeds
on H6 boards is this one:
ht
On Sun, Aug 25, 2019 at 05:05:58PM +0200, Alejandro González wrote:
> Some Allwinner H6 boards have timing problems when dealing with
> DDR-capable eMMC cards. These boards include the Pine H64 and Tanix TX6.
>
> These timing problems result in out of sync communication between the
> driver and the
On Sun, 25 Aug 2019 at 17:06, Alejandro González
wrote:
>
> Some Allwinner H6 boards have timing problems when dealing with
> DDR-capable eMMC cards. These boards include the Pine H64 and Tanix TX6.
>
> These timing problems result in out of sync communication between the
> driver and the eMMC, wh
Some Allwinner H6 boards have timing problems when dealing with
DDR-capable eMMC cards. These boards include the Pine H64 and Tanix TX6.
These timing problems result in out of sync communication between the
driver and the eMMC, which renders the memory unsuable for every
operation but some basic c
9 matches
Mail list logo
