Hi MyungJoo,
On 23/11/15 16:09, MyungJoo Ham wrote:
+static unsigned long rk3399_dmcclk_recalc_rate(struct clk_hw *hw,
+ unsigned long parent_rate)
+{
+ struct rk3399_dmcclk *dmc = to_rk3399_dmcclk();
+ u32 val;
+
+ /*
+*
Hi Heiko,
On 22/11/15 02:30, Heiko Stuebner wrote:
Hi Lin,
Am Freitag, 20. November 2015, 09:37:15 schrieb hl:
On 20/11/15 05:47, Heiko Stuebner wrote:
Hi Lin,
Am Donnerstag, 19. November 2015, 18:21:10 schrieb Lin Huang:
support rk3399 dmc clock driver. Note, ddr set rate function will
> +static unsigned long rk3399_dmcclk_recalc_rate(struct clk_hw *hw,
> +unsigned long parent_rate)
> +{
> + struct rk3399_dmcclk *dmc = to_rk3399_dmcclk();
> + u32 val;
> +
> + /*
> + * Get parent rate since it changed in this clks
> +static unsigned long rk3399_dmcclk_recalc_rate(struct clk_hw *hw,
> +unsigned long parent_rate)
> +{
> + struct rk3399_dmcclk *dmc = to_rk3399_dmcclk();
> + u32 val;
> +
> + /*
> + * Get parent rate since it changed in this clks
Hi Heiko,
On 22/11/15 02:30, Heiko Stuebner wrote:
Hi Lin,
Am Freitag, 20. November 2015, 09:37:15 schrieb hl:
On 20/11/15 05:47, Heiko Stuebner wrote:
Hi Lin,
Am Donnerstag, 19. November 2015, 18:21:10 schrieb Lin Huang:
support rk3399 dmc clock driver. Note, ddr set rate function will
Hi MyungJoo,
On 23/11/15 16:09, MyungJoo Ham wrote:
+static unsigned long rk3399_dmcclk_recalc_rate(struct clk_hw *hw,
+ unsigned long parent_rate)
+{
+ struct rk3399_dmcclk *dmc = to_rk3399_dmcclk();
+ u32 val;
+
+ /*
+*
Hi Lin,
Am Freitag, 20. November 2015, 09:37:15 schrieb hl:
> On 20/11/15 05:47, Heiko Stuebner wrote:
> > Hi Lin,
> >
> > Am Donnerstag, 19. November 2015, 18:21:10 schrieb Lin Huang:
> >> support rk3399 dmc clock driver. Note, ddr set rate function will
> >> use dcf controller which run in ATF,
Hi Lin,
Am Freitag, 20. November 2015, 09:37:15 schrieb hl:
> On 20/11/15 05:47, Heiko Stuebner wrote:
> > Hi Lin,
> >
> > Am Donnerstag, 19. November 2015, 18:21:10 schrieb Lin Huang:
> >> support rk3399 dmc clock driver. Note, ddr set rate function will
> >> use dcf controller which run in ATF,
Hi Heiko,
On 20/11/15 05:47, Heiko Stuebner wrote:
Hi Lin,
Am Donnerstag, 19. November 2015, 18:21:10 schrieb Lin Huang:
support rk3399 dmc clock driver. Note, ddr set rate function will
use dcf controller which run in ATF, it need to fishish it when rk3399
arm trust firmware ready.
this
Hi Lin,
Am Donnerstag, 19. November 2015, 18:21:10 schrieb Lin Huang:
> support rk3399 dmc clock driver. Note, ddr set rate function will
> use dcf controller which run in ATF, it need to fishish it when rk3399
> arm trust firmware ready.
this unfinalized state is slightly unfortunate and I
support rk3399 dmc clock driver. Note, ddr set rate function will
use dcf controller which run in ATF, it need to fishish it when rk3399
arm trust firmware ready.
Signed-off-by: Lin Huang
---
drivers/clk/rockchip/Makefile | 1 +
drivers/clk/rockchip/clk-rk3399-dmc.c | 196
Hi Heiko,
On 20/11/15 05:47, Heiko Stuebner wrote:
Hi Lin,
Am Donnerstag, 19. November 2015, 18:21:10 schrieb Lin Huang:
support rk3399 dmc clock driver. Note, ddr set rate function will
use dcf controller which run in ATF, it need to fishish it when rk3399
arm trust firmware ready.
this
Hi Lin,
Am Donnerstag, 19. November 2015, 18:21:10 schrieb Lin Huang:
> support rk3399 dmc clock driver. Note, ddr set rate function will
> use dcf controller which run in ATF, it need to fishish it when rk3399
> arm trust firmware ready.
this unfinalized state is slightly unfortunate and I
support rk3399 dmc clock driver. Note, ddr set rate function will
use dcf controller which run in ATF, it need to fishish it when rk3399
arm trust firmware ready.
Signed-off-by: Lin Huang
---
drivers/clk/rockchip/Makefile | 1 +
14 matches
Mail list logo