On Wed 16 Sep 23:32 CDT 2020, Vinod Koul wrote:
> On 16-09-20, 17:45, Bjorn Andersson wrote:
> > On Wed 16 Sep 08:19 CDT 2020, Manivannan Sadhasivam wrote:
> >
> > > Document the DT bindings of below PCIe PHY versions used on SM8250:
> > >
> > > QMP GEN3x1 PHY - 1 lane
> > > QMP GEN3x2 PHY - 2 l
On 16-09-20, 17:45, Bjorn Andersson wrote:
> On Wed 16 Sep 08:19 CDT 2020, Manivannan Sadhasivam wrote:
>
> > Document the DT bindings of below PCIe PHY versions used on SM8250:
> >
> > QMP GEN3x1 PHY - 1 lane
> > QMP GEN3x2 PHY - 2 lanes
> > QMP Modem PHY - 2 lanes
>
> How about something like
On Wed 16 Sep 08:19 CDT 2020, Manivannan Sadhasivam wrote:
> Document the DT bindings of below PCIe PHY versions used on SM8250:
>
> QMP GEN3x1 PHY - 1 lane
> QMP GEN3x2 PHY - 2 lanes
> QMP Modem PHY - 2 lanes
How about something like "Add the three PCIe PHYs found in SM8250 to the
QMP binding"?
Document the DT bindings of below PCIe PHY versions used on SM8250:
QMP GEN3x1 PHY - 1 lane
QMP GEN3x2 PHY - 2 lanes
QMP Modem PHY - 2 lanes
Signed-off-by: Manivannan Sadhasivam
---
Documentation/devicetree/bindings/phy/qcom,qmp-phy.yaml | 5 +
1 file changed, 5 insertions(+)
diff --git a/
4 matches
Mail list logo