On Mon, Aug 19, 2019 at 09:25:18PM +0200, Maxime Ripard wrote:
> regmap_update_bits(i2s->regmap, SUN4I_I2S_FMT0_REG,
> SUN8I_I2S_FMT0_LRCK_PERIOD_MASK,
> -SUN8I_I2S_FMT0_LRCK_PERIOD(32));
> +
From: Maxime Ripard
The LRCK period field in the FMT0 register holds the number of LRCK period
for one channel in I2S mode.
This has been hardcoded to 32, while it really should be the physical width
of the format, which creates an improper clock when using a 16bit format,
with the i2s
2 matches
Mail list logo
