Hi,
On 16-12-14 01:37, David Lanzendörfer wrote:
When there is only one DES available the DMA performs a FIFO reset and waits
until the reinitialization has been completed.
Disabling the SDXC_IDMAC_DES0_DIC bit prevents the DMA from sending an
interrupt after it has finished this
Hi,
On 16-12-14 01:37, David Lanzendörfer wrote:
When there is only one DES available the DMA performs a FIFO reset and waits
until the reinitialization has been completed.
Disabling the SDXC_IDMAC_DES0_DIC bit prevents the DMA from sending an
interrupt after it has finished this
When there is only one DES available the DMA performs a FIFO reset and waits
until the reinitialization has been completed.
Disabling the SDXC_IDMAC_DES0_DIC bit prevents the DMA from sending an
interrupt after it has finished this reinitialization.
The flags SDXC_IDMAC_DES0_FD and
When there is only one DES available the DMA performs a FIFO reset and waits
until the reinitialization has been completed.
Disabling the SDXC_IDMAC_DES0_DIC bit prevents the DMA from sending an
interrupt after it has finished this reinitialization.
The flags SDXC_IDMAC_DES0_FD and
4 matches
Mail list logo
