s pll-output gets used elsewhere.
> >
> > Signed-off-by: Heiko Stuebner
>
> Acked-by: Michael Turquette
Thanks for Ack + Review, but it seems you found a slightly old version in your
inbox :-)
So right new we have,
- [PATCH 5/8] clk: rockchip: fix usbphy-related clocks
Acke
Heiko Stuebner wrote:
> The otgphy clocks really only drive the phy blocks. These in turn
> contain plls that then generate the 480m clocks the clock controller
> uses to supply some other clocks like uart0, gpu or the video-codec.
>
> So fix this structure to actually respect that hirarchy and re
The otgphy clocks really only drive the phy blocks. These in turn
contain plls that then generate the 480m clocks the clock controller
uses to supply some other clocks like uart0, gpu or the video-codec.
So fix this structure to actually respect that hirarchy and removed
that usb480m fixed-rate cl
3 matches
Mail list logo