On Sun, Nov 15, 2020 at 10:22:06AM +0100, Martin Blumenstingl wrote:
> Hi Andrew,
>
> On Sat, Nov 14, 2020 at 11:32 PM Andrew Lunn wrote:
> [...]
> > > +amlogic,rgmii-rx-delay-ps:
> > > + default: 0
> > >description:
> > > The internal RGMII RX clock
Hi Andrew,
On Sat, Nov 14, 2020 at 11:32 PM Andrew Lunn wrote:
[...]
> > +amlogic,rgmii-rx-delay-ps:
> > + default: 0
> >description:
> > The internal RGMII RX clock delay (provided by this IP block)
> > in
> > -nanoseconds. When phy-mode is
On Sat, Nov 14, 2020 at 09:01:01PM +0100, Martin Blumenstingl wrote:
> Amlogic Meson G12A, G12B and SM1 SoCs have a more advanced RGMII RX
> delay register which allows picoseconds precision. Deprecate the old
> "amlogic,rx-delay-ns" in favour of a new "amlogic,rgmii-rx-delay-ps"
> property.
>
>
Amlogic Meson G12A, G12B and SM1 SoCs have a more advanced RGMII RX
delay register which allows picoseconds precision. Deprecate the old
"amlogic,rx-delay-ns" in favour of a new "amlogic,rgmii-rx-delay-ps"
property.
For older SoCs the only known supported values were 0ns and 2ns. The new
SoCs
4 matches
Mail list logo
