On 15/07/19 13:05, Jing Liu wrote:
>>
>>
> Thanks for the information.
>
> This warning would be fixed by changing to
> entry->eax = min(entry->eax, (u32)1);
>
> @Paolo, sorry for trouble. Would you mind if I re-send?
No need, I can fix it myself (I'd also use 1u instead of the cast).
Paolo
On 7/15/2019 2:06 PM, Wanpeng Li wrote:
On Sat, 13 Jul 2019 at 18:40, Paolo Bonzini wrote:
On 11/07/19 07:49, Jing Liu wrote:
AVX512 BFLOAT16 instructions support 16-bit BFLOAT16 floating-point
format (BF16) for deep learning optimization.
Intel adds AVX512 BFLOAT16 feature in
On Sat, 13 Jul 2019 at 18:40, Paolo Bonzini wrote:
>
> On 11/07/19 07:49, Jing Liu wrote:
> > AVX512 BFLOAT16 instructions support 16-bit BFLOAT16 floating-point
> > format (BF16) for deep learning optimization.
> >
> > Intel adds AVX512 BFLOAT16 feature in CooperLake, which is CPUID.7.1.EAX[5].
Hi Paolo,
Thanks for your reviewing! There also has Qemu patch sent here,
https://www.mail-archive.com/qemu-devel@nongnu.org/msg630359.html
Could you please review that? Thanks very much!
Jing
On 7/13/2019 6:37 PM, Paolo Bonzini wrote:
On 11/07/19 07:49, Jing Liu wrote:
AVX512 BFLOAT16
On 11/07/19 07:49, Jing Liu wrote:
> AVX512 BFLOAT16 instructions support 16-bit BFLOAT16 floating-point
> format (BF16) for deep learning optimization.
>
> Intel adds AVX512 BFLOAT16 feature in CooperLake, which is CPUID.7.1.EAX[5].
>
> Detailed information of the CPUID bit can be found here,
>
AVX512 BFLOAT16 instructions support 16-bit BFLOAT16 floating-point
format (BF16) for deep learning optimization.
Intel adds AVX512 BFLOAT16 feature in CooperLake, which is CPUID.7.1.EAX[5].
Detailed information of the CPUID bit can be found here,
6 matches
Mail list logo
