On 26/01/21, Fabio Estevam wrote:
> Hi Oliver,
>
> On Mon, Jan 25, 2021 at 7:17 PM Oliver Graute wrote:
>
> > I would prefer mine, because I got a wrong colored penguin on bootup
> > with yours :-)
The wrong colored Tux is caused by the bus_format:
.bus_format = MEDIA_BUS_FMT_RGB888_1X24,
So
Hi Oliver,
On Mon, Jan 25, 2021 at 7:17 PM Oliver Graute wrote:
> I would prefer mine, because I got a wrong colored penguin on bootup
> with yours :-)
I have originally passed .bpc = 8, but looking at the panel datasheet,
this should be:
.bpc = 6 instead.
In your patch, you pass the timing
On 16/01/21, Fabio Estevam wrote:
> On Sat, Jan 16, 2021 at 9:49 AM Oliver Graute wrote:
>
> > > power-supply = <_touch_3v3> is not correct, as the reg_touch_3v3
> > > does not power the LCD.
> >
> > yes, but how is the LCD correctly powered then?
>
> J4 is powered by VCC_5V and VCC_3V#.
>
> >
On 25/01/21, Fabio Estevam wrote:
> Hi Oliver,
>
> On Mon, Jan 25, 2021 at 6:29 PM Oliver Graute wrote:
>
> > Ok I fixed the pin conflict with regulator-gpio and added a 5V
> > regulator node in my dts file. Now the display is working fine!
>
> That's good news :-)
>
> > I'll post the dts
Hi Oliver,
On Mon, Jan 25, 2021 at 6:29 PM Oliver Graute wrote:
> Ok I fixed the pin conflict with regulator-gpio and added a 5V
> regulator node in my dts file. Now the display is working fine!
That's good news :-)
> I'll post the dts files soon and check if there is something to
> improve
On Sat, Jan 16, 2021 at 9:49 AM Oliver Graute wrote:
> > power-supply = <_touch_3v3> is not correct, as the reg_touch_3v3
> > does not power the LCD.
>
> yes, but how is the LCD correctly powered then?
J4 is powered by VCC_5V and VCC_3V#.
> [7.795980] pwm-backlight backlight: supply power
On 10/01/21, Fabio Estevam wrote:
> On Sun, Jan 10, 2021 at 5:09 PM Oliver Graute wrote:
>
> > here the schematics and my dts. The board is using a LVDS connector for
> > the display.
>
> The schematics shows the GKTW70SDAD1SD panel in the J4 connector, not
> the LVDS J7 connector.
yes you are
Hi,
On 10/01/2021 21:06, Oliver Graute wrote:
> On 10/01/21, Fabio Estevam wrote:
>> Hi Oliver,
>>
>> On Sun, Jan 10, 2021 at 12:35 PM Oliver Graute
>> wrote:
>>
>>> the first two errors are gone. But I still get this:
>>>
>>> [ 42.387107] mxsfb 21c8000.lcdif: Cannot connect bridge: -517
>>>
On Sun, Jan 10, 2021 at 5:09 PM Oliver Graute wrote:
> here the schematics and my dts. The board is using a LVDS connector for
> the display.
The schematics shows the GKTW70SDAD1SD panel in the J4 connector, not
the LVDS J7 connector.
>
On 10/01/21, Fabio Estevam wrote:
> Hi Oliver,
>
> On Sun, Jan 10, 2021 at 12:35 PM Oliver Graute
> wrote:
>
> > the first two errors are gone. But I still get this:
> >
> > [ 42.387107] mxsfb 21c8000.lcdif: Cannot connect bridge: -517
> >
> > The panel is still off perhaps I miss something
Hi Oliver,
On Sun, Jan 10, 2021 at 12:35 PM Oliver Graute wrote:
> the first two errors are gone. But I still get this:
>
> [ 42.387107] mxsfb 21c8000.lcdif: Cannot connect bridge: -517
>
> The panel is still off perhaps I miss something else.
Some suggestions:
- Take a look at
On 09/01/21, Fabio Estevam wrote:
> Hi Oliver,
>
> On Fri, Jan 8, 2021 at 7:24 PM Oliver Graute wrote:
> >
> > On 19/12/20, Oliver Graute wrote:
> > > Add support for the Solomon Goldentek Display Model: GKTW70SDAD1SD
> > > to panel-simple.
> > >
> > > The panel spec from Variscite can be found
Hi Oliver,
On Fri, Jan 8, 2021 at 7:24 PM Oliver Graute wrote:
>
> On 19/12/20, Oliver Graute wrote:
> > Add support for the Solomon Goldentek Display Model: GKTW70SDAD1SD
> > to panel-simple.
> >
> > The panel spec from Variscite can be found at:
> >
On 19/12/20, Oliver Graute wrote:
> Add support for the Solomon Goldentek Display Model: GKTW70SDAD1SD
> to panel-simple.
>
> The panel spec from Variscite can be found at:
> https://www.variscite.com/wp-content/uploads/2017/12/VLCD-CAP-GLD-RGB.pdf
some clue what bus_format and bus_flags I have
Add support for the Solomon Goldentek Display Model: GKTW70SDAD1SD
to panel-simple.
The panel spec from Variscite can be found at:
https://www.variscite.com/wp-content/uploads/2017/12/VLCD-CAP-GLD-RGB.pdf
Signed-off-by: Oliver Graute
---
panel-timing {
clock-frequency =
15 matches
Mail list logo
