On Mon, Oct 29, 2018 at 11:59 AM Moritz Fischer wrote:
>
> Hi Anatolij, Andreas,
>
> On Mon, Oct 29, 2018 at 08:26:30AM +0100, Anatolij Gustschin wrote:
> > From: Andreas Puhm
> >
> > The probe function needs to verify the CvP enable bit in order to
> > properly determine if FPGA Manager function
Hi Anatolij, Andreas,
On Mon, Oct 29, 2018 at 08:26:30AM +0100, Anatolij Gustschin wrote:
> From: Andreas Puhm
>
> The probe function needs to verify the CvP enable bit in order to
> properly determine if FPGA Manager functionality can be safely
> enabled.
>
> Fixes: 34d1dc17ce97 ("fpga manager
From: Andreas Puhm
The probe function needs to verify the CvP enable bit in order to
properly determine if FPGA Manager functionality can be safely
enabled.
Fixes: 34d1dc17ce97 ("fpga manager: Add Altera CvP driver")
Signed-off-by: Andreas Puhm
Signed-off-by: Anatolij Gustschin
---
Changes in
3 matches
Mail list logo