eg Kroah-Hartman
> > ; Wysocki, Rafael J
> > ; Jean-Philippe Brucker > philippe.bruc...@arm.com> Cc: Liu, Yi L ; Lan,
> > Tianyu ; Tian, Kevin ;
> > Raj, Ashok ; Alex Williamson
> > ; Jacob Pan
> > ; Liu; Yi L
> > Subject: [PATCH v2 02/16]
t;
> Cc: Liu, Yi L ; Lan, Tianyu ; Tian,
> Kevin
> ; Raj, Ashok ; Alex Williamson
> ; Jacob Pan ; Liu;
> Yi
> L
> Subject: [PATCH v2 02/16] iommu/vt-d: add bind_pasid_table function
>
> Add Intel VT-d ops to the generic iommu_bind_pasid_table API functions.
>
On Thu, Oct 05, 2017 at 04:03:30PM -0700, Jacob Pan wrote:
> + pdev = to_pci_dev(dev);
> + if (!pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PRI))
> + return -EINVAL;
> + sid = PCI_DEVID(bus, devfn);
Okay, you search for the PRI capability ...
> +
> + info = dev->archda
Add Intel VT-d ops to the generic iommu_bind_pasid_table API
functions.
The primary use case is for direct assignment of SVM capable
device. Originated from emulated IOMMU in the guest, the request goes
through many layers (e.g. VFIO). Upon calling host IOMMU driver, caller
passes guest PASID tabl
4 matches
Mail list logo