From: Cezary Gapinski <cezary.gapin...@gmail.com>

This patch adds all SPI instances of the STM32F429 SoC.

Signed-off-by: Cezary Gapinski <cezary.gapin...@gmail.com>
---
 arch/arm/boot/dts/stm32f429.dtsi | 60 ++++++++++++++++++++++++++++++++++++++++
 1 file changed, 60 insertions(+)

diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi
index 8d6f028..8dbec00 100644
--- a/arch/arm/boot/dts/stm32f429.dtsi
+++ b/arch/arm/boot/dts/stm32f429.dtsi
@@ -314,6 +314,26 @@
                        status = "disabled";
                };
 
+               spi2: spi@40003800 {
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       compatible = "st,stm32f4-spi";
+                       reg = <0x40003800 0x400>;
+                       interrupts = <36>;
+                       clocks = <&rcc 0 STM32F4_APB1_CLOCK(SPI2)>;
+                       status = "disabled";
+               };
+
+               spi3: spi@40003C00 {
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       compatible = "st,stm32f4-spi";
+                       reg = <0x40003C00 0x400>;
+                       interrupts = <51>;
+                       clocks = <&rcc 0 STM32F4_APB1_CLOCK(SPI3)>;
+                       status = "disabled";
+               };
+
                usart2: serial@40004400 {
                        compatible = "st,stm32-uart";
                        reg = <0x40004400 0x400>;
@@ -523,6 +543,26 @@
                        status = "disabled";
                };
 
+               spi1: spi@40013000 {
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       compatible = "st,stm32f4-spi";
+                       reg = <0x40013000 0x400>;
+                       interrupts = <35>;
+                       clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI1)>;
+                       status = "disabled";
+               };
+
+               spi4: spi@40013400 {
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       compatible = "st,stm32f4-spi";
+                       reg = <0x40013400 0x400>;
+                       interrupts = <84>;
+                       clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI4)>;
+                       status = "disabled";
+               };
+
                syscfg: system-config@40013800 {
                        compatible = "syscon";
                        reg = <0x40013800 0x400>;
@@ -587,6 +627,26 @@
                        };
                };
 
+               spi5: spi@40015000 {
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       compatible = "st,stm32f4-spi";
+                       reg = <0x40015000 0x400>;
+                       interrupts = <85>;
+                       clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI5)>;
+                       status = "disabled";
+               };
+
+               spi6: spi@40015400 {
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       compatible = "st,stm32f4-spi";
+                       reg = <0x40015400 0x400>;
+                       interrupts = <86>;
+                       clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI6)>;
+                       status = "disabled";
+               };
+
                pwrcfg: power-config@40007000 {
                        compatible = "syscon";
                        reg = <0x40007000 0x400>;
-- 
2.7.4

Reply via email to