On Tue, Feb 02, 2021, Ben Gardon wrote:
> +static inline bool tdp_mmu_zap_spte_atomic(struct kvm *kvm,
> +struct tdp_iter *iter)
> +{
> + /*
> + * Freeze the SPTE by setting it to a special,
> + * non-present value. This will stop other threads
When the TDP MMU is allowed to handle page faults in parallel there is
the possiblity of a race where an SPTE is cleared and then imediately
replaced with a present SPTE pointing to a different PFN, before the
TLBs can be flushed. This race would violate architectural specs. Ensure
that the TLBs ar
2 matches
Mail list logo