From: Richard Cochran
Date: Tue, 25 Sep 2012 09:47:36 +0200
> On Tue, Sep 25, 2012 at 08:23:42AM +0200, leroy christophe wrote:
>>
>> A2 chip has phy_id 0x00137a10
>> A3 chip has phy_id 0x00137a11
>
> Okay then, thanks.
>
> Acked-by: Richard Cochran
Applied to net-next, thanks.
--
To unsubsc
On Tue, Sep 25, 2012 at 08:23:42AM +0200, leroy christophe wrote:
>
> A2 chip has phy_id 0x00137a10
> A3 chip has phy_id 0x00137a11
Okay then, thanks.
Acked-by: Richard Cochran
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.
Le 24/09/2012 20:30, Richard Cochran a écrit :
On Mon, Sep 24, 2012 at 04:00:58PM +0200, Christophe Leroy wrote:
diff -u a/drivers/net/phy/lxt.c b/drivers/net/phy/lxt.c
--- a/drivers/net/phy/lxt.c 2012-09-23 03:08:48.0 +0200
+++ b/drivers/net/phy/lxt.c 2012-09-23 03:18:00.0
On Mon, Sep 24, 2012 at 04:00:58PM +0200, Christophe Leroy wrote:
> diff -u a/drivers/net/phy/lxt.c b/drivers/net/phy/lxt.c
> --- a/drivers/net/phy/lxt.c 2012-09-23 03:08:48.0 +0200
> +++ b/drivers/net/phy/lxt.c 2012-09-23 03:18:00.0 +0200
...
> @@ -175,6 +292,16 @@
> .
Le 24/09/2012 16:13, David Laight a écrit :
This patch adds proper handling of the buggy revision A2 of LXT973 phy, adding
precautions linked to ERRATA Item 4:
Revision A2 of LXT973 chip randomly returns the contents of the previous even
register when you read a odd register regularly
Does rea
> This patch adds proper handling of the buggy revision A2 of LXT973 phy, adding
> precautions linked to ERRATA Item 4:
>
> Revision A2 of LXT973 chip randomly returns the contents of the previous even
> register when you read a odd register regularly
Does reading the PHY registers involve bit-ba
This patch adds proper handling of the buggy revision A2 of LXT973 phy, adding
precautions linked to ERRATA Item 4:
Revision A2 of LXT973 chip randomly returns the contents of the previous even
register when you read a odd register regularly
Signed-off-by: Christophe Leroy
diff -u a/drivers/net
7 matches
Mail list logo