Hi Rob,
On 5/14/20 7:55 PM, Rob Herring wrote:
On Thu, May 14, 2020 at 11:35 AM Christophe Kerello
wrote:
Hi Rob,
On 5/14/20 5:00 PM, Rob Herring wrote:
On Wed, May 06, 2020 at 11:11:15AM +0200, Christophe Kerello wrote:
These bindings can be used on SOCs where the FMC2 NAND controller is
On Thu, May 14, 2020 at 11:35 AM Christophe Kerello
wrote:
>
> Hi Rob,
>
> On 5/14/20 5:00 PM, Rob Herring wrote:
> > On Wed, May 06, 2020 at 11:11:15AM +0200, Christophe Kerello wrote:
> >> These bindings can be used on SOCs where the FMC2 NAND controller is
> >> in standalone. In case that the
Hi Rob,
On 5/14/20 5:00 PM, Rob Herring wrote:
On Wed, May 06, 2020 at 11:11:15AM +0200, Christophe Kerello wrote:
These bindings can be used on SOCs where the FMC2 NAND controller is
in standalone. In case that the FMC2 embeds 2 controllers (an external
bus controller and a raw NAND
On Wed, May 06, 2020 at 11:11:15AM +0200, Christophe Kerello wrote:
> These bindings can be used on SOCs where the FMC2 NAND controller is
> in standalone. In case that the FMC2 embeds 2 controllers (an external
> bus controller and a raw NAND controller), the register base and the
> clock will be
These bindings can be used on SOCs where the FMC2 NAND controller is
in standalone. In case that the FMC2 embeds 2 controllers (an external
bus controller and a raw NAND controller), the register base and the
clock will be defined in the parent node. It is the reason why the
register base address
5 matches
Mail list logo
