Hi Mike,
Thank you very much for your comments.
On 2016/2/17 8:46, Michael Turquette wrote:
> Hello Jiancheng Xue,
>
> Quoting Jiancheng Xue (2016-02-04 18:31:07)
>> diff --git a/drivers/clk/hisilicon/Makefile b/drivers/clk/hisilicon/Makefile
>> index 74dba31..3f57b09 100644
>> --- a/drivers/c
Hello Jiancheng Xue,
Quoting Jiancheng Xue (2016-02-04 18:31:07)
> diff --git a/drivers/clk/hisilicon/Makefile b/drivers/clk/hisilicon/Makefile
> index 74dba31..3f57b09 100644
> --- a/drivers/clk/hisilicon/Makefile
> +++ b/drivers/clk/hisilicon/Makefile
> @@ -4,8 +4,10 @@
>
> obj-y += clk.o cl
The CRG(Clock and Reset Generator) block provides clock
and reset signals for other modules in hi3519 soc.
Signed-off-by: Jiancheng Xue
Acked-by: Rob Herring
---
.../devicetree/bindings/clock/hi3519-crg.txt | 46 +++
This binding file is already acked by Rob Herring.
drivers/clk/hisi
The CRG(Clock and Reset Generator) block provides clock
and reset signals for other modules in hi3519 soc.
Signed-off-by: Jiancheng Xue
Acked-by: Rob Herring
---
.../devicetree/bindings/clock/hi3519-crg.txt | 46 +++
This binding file is already acked by Rob Herring.
drivers/clk/hisi
4 matches
Mail list logo
