Fixes the following warnings:

    arch/arm/boot/dts/aspeed-g5.dtsi:209.28-226.6: Warning 
(avoid_unnecessary_addr_size): /ahb/apb/syscon@1e6e2000: unnecessary 
#address-cells/#size-cells without "ranges" or child "reg" property
    arch/arm/boot/dts/aspeed-g4.dtsi:156.28-172.6: Warning 
(avoid_unnecessary_addr_size): /ahb/apb/syscon@1e6e2000: unnecessary 
#address-cells/#size-cells without "ranges" or child "reg" property

Cc: Patrick Venture <vent...@google.com>
Signed-off-by: Andrew Jeffery <and...@aj.id.au>
---
 arch/arm/boot/dts/aspeed-g4.dtsi | 15 +++++++++------
 arch/arm/boot/dts/aspeed-g5.dtsi | 17 ++++++++++-------
 2 files changed, 19 insertions(+), 13 deletions(-)

diff --git a/arch/arm/boot/dts/aspeed-g4.dtsi b/arch/arm/boot/dts/aspeed-g4.dtsi
index ed78020f6269..1515b56a1487 100644
--- a/arch/arm/boot/dts/aspeed-g4.dtsi
+++ b/arch/arm/boot/dts/aspeed-g4.dtsi
@@ -157,18 +157,21 @@
                                compatible = "aspeed,ast2400-scu", "syscon", 
"simple-mfd";
                                reg = <0x1e6e2000 0x1a8>;
                                #address-cells = <1>;
-                               #size-cells = <0>;
+                               #size-cells = <1>;
+                               ranges = <0 0x1e6e2000 0x1000>;
                                #clock-cells = <1>;
                                #reset-cells = <1>;
 
-                               pinctrl: pinctrl {
-                                       compatible = "aspeed,g4-pinctrl";
-                               };
-
-                               p2a: p2a-control {
+                               p2a: p2a-control@2c {
+                                       reg = <0x2c 0x4>;
                                        compatible = "aspeed,ast2400-p2a-ctrl";
                                        status = "disabled";
                                };
+
+                               pinctrl: pinctrl@80 {
+                                       reg = <0x80 0x18>, <0xa0 0x10>;
+                                       compatible = "aspeed,g4-pinctrl";
+                               };
                        };
 
                        rng: hwrng@1e6e2078 {
diff --git a/arch/arm/boot/dts/aspeed-g5.dtsi b/arch/arm/boot/dts/aspeed-g5.dtsi
index a8a593dd2240..92c659c50b4c 100644
--- a/arch/arm/boot/dts/aspeed-g5.dtsi
+++ b/arch/arm/boot/dts/aspeed-g5.dtsi
@@ -210,19 +210,22 @@
                                compatible = "aspeed,ast2500-scu", "syscon", 
"simple-mfd";
                                reg = <0x1e6e2000 0x1a8>;
                                #address-cells = <1>;
-                               #size-cells = <0>;
+                               #size-cells = <1>;
+                               ranges = <0 0x1e6e2000 0x1000>;
                                #clock-cells = <1>;
                                #reset-cells = <1>;
 
-                               pinctrl: pinctrl {
-                                       compatible = "aspeed,g5-pinctrl";
-                                       aspeed,external-nodes = <&gfx>, <&lhc>;
-                               };
-
-                               p2a: p2a-control {
+                               p2a: p2a-control@2c {
                                        compatible = "aspeed,ast2500-p2a-ctrl";
+                                       reg = <0x2c 0x4>;
                                        status = "disabled";
                                };
+
+                               pinctrl: pinctrl@80 {
+                                       compatible = "aspeed,g5-pinctrl";
+                                       reg = <0x80 0x18>, <0xa0 0x10>;
+                                       aspeed,external-nodes = <&gfx>, <&lhc>;
+                               };
                        };
 
                        rng: hwrng@1e6e2078 {
-- 
2.20.1

Reply via email to