On Tue, 28 Nov 2017 21:11:29 +0800
Yixun Lan wrote:
> On 11/11/17 08:37, Jonathan Cameron wrote:
> > On Tue, 7 Nov 2017 22:36:00 +0100
> > Martin Blumenstingl wrote:
> >
> >> Hi Yixun,
> >>
> >> On Tue, Nov 7, 2017 at 3:09 PM, Yixun Lan wrote:
> >>> patch [1/4]:
> >>> Fix wrong SARADC/SA
On 11/11/17 08:37, Jonathan Cameron wrote:
> On Tue, 7 Nov 2017 22:36:00 +0100
> Martin Blumenstingl wrote:
>
>> Hi Yixun,
>>
>> On Tue, Nov 7, 2017 at 3:09 PM, Yixun Lan wrote:
>>> patch [1/4]:
>>> Fix wrong SARADC/SANA clock gate bit in Meson-GXBB/GXL,
>>> the published datasheets[4] also h
Hi Yixun,
On Tue, Nov 7, 2017 at 10:36 PM, Martin Blumenstingl
wrote:
> Hi Yixun,
>
> On Tue, Nov 7, 2017 at 3:09 PM, Yixun Lan wrote:
>> patch [1/4]:
>> Fix wrong SARADC/SANA clock gate bit in Meson-GXBB/GXL,
>> the published datasheets[4] also has wrong description about this.
>> This patc
On Tue, 7 Nov 2017 22:36:00 +0100
Martin Blumenstingl wrote:
> Hi Yixun,
>
> On Tue, Nov 7, 2017 at 3:09 PM, Yixun Lan wrote:
> > patch [1/4]:
> > Fix wrong SARADC/SANA clock gate bit in Meson-GXBB/GXL,
> > the published datasheets[4] also has wrong description about this.
> > This patch sh
Hi Yixun,
On Tue, Nov 7, 2017 at 3:09 PM, Yixun Lan wrote:
> patch [1/4]:
> Fix wrong SARADC/SANA clock gate bit in Meson-GXBB/GXL,
> the published datasheets[4] also has wrong description about this.
> This patch should be explicitly merged *before* other patches.
>
> patch [2-4/4]:
> Drop
5 matches
Mail list logo