On Mon, Jun 29, 2020 at 8:49 AM Zong Li wrote:
>
> Add support for raw events and hardware cache events. Currently, we set
> the events by writing the mhpmeventN CSRs, it would raise an illegal
> instruction exception and trap into m-mode to emulate event selector
> CSRs access. It doesn't make se
On Mon, Jun 29, 2020 at 10:05 AM Zong Li wrote:
>
> On Mon, Jun 29, 2020 at 12:17 PM Anup Patel wrote:
> >
> > On Mon, Jun 29, 2020 at 8:49 AM Zong Li wrote:
> > >
> > > Add support for raw events and hardware cache events. Currently, we set
> > > the events by writing the mhpmeventN CSRs, it wo
On Mon, Jun 29, 2020 at 12:17 PM Anup Patel wrote:
>
> On Mon, Jun 29, 2020 at 8:49 AM Zong Li wrote:
> >
> > Add support for raw events and hardware cache events. Currently, we set
> > the events by writing the mhpmeventN CSRs, it would raise an illegal
> > instruction exception and trap into m-
3 matches
Mail list logo