that it's okay
to read_a byte from i2c, but it would failed at AUX transcation if we
try to ready multi-bytes from i2c.
Driver just can't received the AUX CH reply command, even no AUX error
code. I may guess that the AUX wait time is not enough, so I try to
expand the AUX wait time, an
would failed at AUX transcation if we
try to ready multi-bytes from i2c.
Driver just can't received the AUX CH reply command, even no AUX error
code. I may guess that the AUX wait time is not enough, so I try to
expand the AUX wait time, and i do see this could fix the EDID read
failed at rockchi
we
> try to ready multi-bytes from i2c.
>
> Driver just can't received the AUX CH reply command, even no AUX error
> code. I may guess that the AUX wait time is not enough, so I try to
> expand the AUX wait time, and i do see this could fix the EDID read
> failed at rockchip plat
Hello
My proposal will give us 2 million in seven days reply "YES" for details.
Regards,
Richard.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org
I write to seek your assistance for safe keeping of two military trunk boxes
valuable that will be of great benefit to both of us,i will explain further
when you respond to my direct Email: captcaseythoree...@r7.com
I would appreciate your urgent response.
Capt.Casey Thoreen( US ARMY OFFICER C
Greetings,
My name is Mr.Michael J. Tynan, I am a banker with Bank Of America. It is true
that we have not meet each other in person, but I strongly believe in trust and
friendship in every business. I have a Lebanese deceased customer's abandoned
fund, which I am his personal financial adviser
Greetings,
My name is Mr.Michael J. Tynan, I am a banker with Bank Of America. It is true
that we have not meet each other in person, but I strongly believe in trust and
friendship in every business. I have a Lebanese deceased customer's abandoned
fund, which I am his personal financial adviser
Greetings,
My name is Mr.Michael J. Tynan, I am a banker with Bank Of America. It is true
that we have not meet each other in person, but I strongly believe in trust and
friendship in every business. I have a Lebanese deceased customer's abandoned
fund, which I am his personal financial adviser
After test on rockchiop platform, i found sometims driver would failed
at reading EDID message. After debugging more, i found that it's okay
to read_a byte from i2c, but it would failed at AUX transcation if we
try to ready multi-bytes from i2c.
Driver just can't received the AUX CH rep
After test on rockchiop platform, i found sometims driver would failed
at reading EDID message. After debugging more, i found that it's okay
to read_a byte from i2c, but it would failed at AUX transcation if we
try to ready multi-bytes from i2c.
Driver just can't received the AUX CH rep
I write to seek your assistance for safe keeping of two military trunk boxes
valuable that will be of great benefit to both of us,i will explain further
when you respond to my direct Email: captcaseythoree...@r7.com
I would appreciate your urgent response.
Capt.Casey Thoreen( US ARMY OFFICER C
Dear friend,
I need your help for Transferring(US$6.5M DOLLARS)to your Bank Account.
Reply Me back lets proceed also send the below requirement so i can
reply you with more details so i can advice you on how to apply to the
Bank for the transfer.
1)Full names.
2)country of origin.
3)Your
LASSERT(!getmsg->msg_routing);
- cpt = lnet_cpt_of_cookie(getmd->md_lh.lh_cookie);
- lnet_res_lock(cpt);
-
- LASSERT(getmd->md_refcount > 0);
-
if (msg == NULL) {
CERROR("%s: Dropping REPLY from %s: can't allocate msg\n",
-
I'm making a free-will financial donation. Reply to partake
[mariaa.elisab...@yandex.com] Maria Schaeffler-Thumann.
==
---
This email has been checked for viruses by Avast antivirus software.
https://www.avast.com/antivirus
--
To unsubscribe from this list: send the line "u
I write to seek your assistance for safe keeping of two military trunk boxes
valuable that will be of great benefit to both of us,i will explain further
when you respond to my direct Email: captcaseythoree...@r7.com
I would appreciate your urgent response.
Capt.Casey Thoreen( US ARMY OFFICER C
keep this proposal as a top secret between both of us
because the secret of this transaction is as well as the success of it,
and if you are really sure of your integrity, trustworthy and
confidentiality reply back to me immediately to prove your sincerity,
And if you are not interested in this
On 11/11/2015 12:07 PM, Jonathan Corbet wrote:
On Thu, 5 Nov 2015 15:21:47 -0500
Chris Metcalf wrote:
Add a paragraph suggesting best practices for when to link patches
to previous LKML messages via In-Reply-To.
We're getting there, but in the middle of the discussion on the format o
On Thu, 5 Nov 2015 15:21:47 -0500
Chris Metcalf wrote:
> Add a paragraph suggesting best practices for when to link patches
> to previous LKML messages via In-Reply-To.
We're getting there, but in the middle of the discussion on the format of
the patch itself seems like the wrong
On Thu, Nov 05, 2015 at 03:21:47PM -0500, Chris Metcalf wrote:
> Add a paragraph suggesting best practices for when to link patches
> to previous LKML messages via In-Reply-To.
>
> Signed-off-by: Chris Metcalf
ACK!
Thanks!
> ---
> Documentation/SubmittingPatches | 10 ++
Add a paragraph suggesting best practices for when to link patches
to previous LKML messages via In-Reply-To.
Signed-off-by: Chris Metcalf
---
Documentation/SubmittingPatches | 10 ++
1 file changed, 10 insertions(+)
diff --git a/Documentation/SubmittingPatches b/Documentation
On Thu, 5 Nov 2015 14:11:48 -0500
Chris Metcalf wrote:
> On 11/05/2015 01:31 PM, Jonathan Corbet wrote:
> > On Fri, 23 Oct 2015 12:13:01 -0400
> > Chris Metcalf wrote:
> >
> >> +When manually adding In-Reply-To: headers to a patch (e.g., using `git
> >
On 11/05/2015 01:31 PM, Jonathan Corbet wrote:
On Fri, 23 Oct 2015 12:13:01 -0400
Chris Metcalf wrote:
+When manually adding In-Reply-To: headers to a patch (e.g., using `git
+send email`), use common sense to associate the patch with previous
+relevant discussion, e.g. link a bug fix to the
On Fri, 23 Oct 2015 12:13:01 -0400
Chris Metcalf wrote:
> +When manually adding In-Reply-To: headers to a patch (e.g., using `git
> +send email`), use common sense to associate the patch with previous
> +relevant discussion, e.g. link a bug fix to the email with the bug report.
>
Dear friend,
I need your help for Transferring(US$6.5M DOLLARS)to your Bank Account.
Reply Me back lets proceed also send the below requirement so i can
reply you with more details so i can advice you on how to apply to the
Bank for the transfer.
1)Full names.
2)country of origin.
3)Your
In-Reply-To: <20151023090459.gw17...@twins.programming.kicks-ass.net>
This commit adds a paragraph suggesting best practices for
when to link patches to previous LKML messages via In-Reply-To.
Signed-off-by: Chris Metcalf
---
Documentation/email-clients.txt | 10 ++
1 file chang
/drivers/staging/lustre/lustre/ptlrpc/service.c
@@ -179,33 +179,6 @@ ptlrpc_grow_req_bufs(struct ptlrpc_service_part *svcpt,
int post)
return rc;
}
-/**
- * Part of Rep-Ack logic.
- * Puts a lock and its mode into reply state associated to request reply.
- */
-void
-ptlrpc_save_lock(struct
I have a Business Proposal for you to handle with me, Get back to me for
more details on this project.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
3.19.8-ckt6 -stable review patch. If anyone has any objections, please let me
know.
--
From: Antonio Borneo
commit 6debce6f4e787a8eb4cec94e7afa85fb4f40db27 upstream.
Current implementation of cp2112_raw_event() only accepts one data report at a
time. If last received data rep
;.
For help, type "help".
Type "apropos word" to search for commands related to "word".
0xc03e366c in arch_kgdb_breakpoint () at kernel/debug/debug_core.c:1049
1049 wmb(); /* Sync point before breakpoint */
Ignoring packet error, continuing...
Ignoring packet error, cont
Dear Friend,
Greetings and I hope you are fine.
I have a business venture that will be of mutual benefits and the deal
is worth 11.8 Million Dollars coming from a certain dormant account in
my Bank in Burkina Faso, West Africa and once you indicate your
interest I will furnish you with details th
3.16.7-ckt16 -stable review patch. If anyone has any objections, please let me
know.
--
From: Antonio Borneo
commit 6debce6f4e787a8eb4cec94e7afa85fb4f40db27 upstream.
Current implementation of cp2112_raw_event() only accepts one data report at a
time. If last received data re
4.1-stable review patch. If anyone has any objections, please let me know.
--
From: Antonio Borneo
commit 6debce6f4e787a8eb4cec94e7afa85fb4f40db27 upstream.
Current implementation of cp2112_raw_event() only accepts one data report at a
time. If last received data report is not
Hello,
On Wed 22-07-15 15:49:51, Dimitri John Ledkov wrote:
> So I did a trimmed export of the patch from repository pointed out, and I
> have a comment about the config change below. I'm pretty sure i probably got
> the headers wrong, so sorry if i break threading with this email.
>
> On 18/
Heya,
So I did a trimmed export of the patch from repository pointed out, and I have
a comment about the config change below. I'm pretty sure i probably got the
headers wrong, so sorry if i break threading with this email.
On 18/06/15 15:52, Jan Kara wrote:
> The functionality of ext3 is fully
Good day and compliment. My name is John Jones the personal lawyers to Gaddafi
son. I was directed to contact you by my boss. I'm sure you know the late Libya
head of state Muammar Muhammad Abu Minyar al-Gaddafi who was killed by the
American government. I'm not in the right disposition to expla
On Wed, Jul 8, 2015 at 6:41 PM, Jiri Kosina wrote:
> On Wed, 8 Jul 2015, Ellen Wang wrote:
>
>> > > Works as described. Thank you!
>> > >
>> > > By the way, I tested the code with and without your fix on my rev 2 chip,
>> > > and
>> > > it behaved the same way as you describe on your rev 1 chip.
On Wed, 8 Jul 2015, Ellen Wang wrote:
> > > Works as described. Thank you!
> > >
> > > By the way, I tested the code with and without your fix on my rev 2 chip,
> > > and
> > > it behaved the same way as you describe on your rev 1 chip.
> >
> > Ellen, are you okay with me applying the patch wit
On 07/08/2015 02:15 AM, Jiri Kosina wrote:
On Wed, 1 Jul 2015, Ellen Wang wrote:
Works as described. Thank you!
By the way, I tested the code with and without your fix on my rev 2 chip, and
it behaved the same way as you describe on your rev 1 chip.
Ellen, are you okay with me applying the
On Wed, 1 Jul 2015, Ellen Wang wrote:
> Works as described. Thank you!
>
> By the way, I tested the code with and without your fix on my rev 2 chip, and
> it behaved the same way as you describe on your rev 1 chip.
Ellen, are you okay with me applying the patch with
Tested-by: Ellen Wa
Works as described. Thank you!
By the way, I tested the code with and without your fix on my rev 2
chip, and it behaved the same way as you describe on your rev 1 chip.
On 06/20/2015 11:20 PM, Antonio Borneo wrote:
Current implementation of cp2112_raw_event() only accepts one data
report at
In this patch, increased the number of MSIX vector support for SAS3 C0 HBAs to
up-to 96.
Following are changes that are done in this patch
1. This feature is enabled only for SAS3 C0 and higher revision cards and also
only when reply post free queue count is greater than 8.
2. To support this
> "Sreekanth" == Sreekanth Reddy writes:
Sreekanth> In this patch, increased the number of MSIX vector support
Sreekanth> for SAS3 C0 HBAs to up-to 96.
Reviewed-by: Martin K. Petersen
--
Martin K. Petersen Oracle Linux Engineering
--
To unsubscribe from this list: send the line "unsu
>>>>> "Sreekanth" == Sreekanth Reddy writes:
Sreekanth> I will remove these extra brackets. but SAS3 HBA's less than
Sreekanth> C0 revision (which doesn't support this Combined Reply Queue
Sreekanth> feature) will support up to 16 MSI-X vectors.
A
In this patch, increased the number of MSIX vector support for SAS3 C0 HBAs to
up-to 96.
Following are changes that are done in this patch
1. This feature is enabled only for SAS3 C0 and higher revision cards and also
only when reply post free queue count is greater than 8.
2. To support this
;> + &ioc->chip->ReplyPostHostIndex);
>> + }
>
> Too many brackets. Why don't you do:
I will remove these extra brackets. but SAS3 HBA's less than C0
revision (which doesn't support this Combined Reply Queue featu
Current implementation of cp2112_raw_event() only accepts one data
report at a time. If last received data report is not fully handled
yet, a new incoming data report will overwrite it. In such case we
don't guaranteed to propagate the correct incoming data.
The trivial fix implemented here forces
> + MPI25_SUP_REPLY_POST_HOST_INDEX_OFFSET +
> + (i * 0x10));
0x10 - Another magic constant.
> @@ -4522,8 +4554,16 @@ _base_make_ioc_operational(struct MPT3SAS_ADAPTER
> *ioc, int sleep_flag)
>
> /* initialize
On Fri, Jun 19, 2015 at 04:25:46PM +0530, Sreekanth Reddy wrote:
> In this patch, increased the number of MSIX vector support for SAS3 C0 HBAs
> to up-to 96.
>
> Following are changes that are done in this patch
> 1. Support this feature only for SAS3 C0 cards and also only
In this patch, increased the number of MSIX vector support for SAS3 C0 HBAs to
up-to 96.
Following are changes that are done in this patch
1. Support this feature only for SAS3 C0 cards and also only when reply post
free queue count is greater than 8.
2. Instead of using single
On Fri, Jun 19, 2015 at 02:51:00PM +0530, Sreekanth Reddy wrote:
> On Fri, Jun 19, 2015 at 2:44 PM, Johannes Thumshirn
> wrote:
> > On Thu, Jun 18, 2015 at 03:27:26PM +0530, Sreekanth Reddy wrote:
> >> Hi,
> >>
> >> Any other review comments on this patch. please let us known if any
> >> changes
On Fri, Jun 19, 2015 at 2:44 PM, Johannes Thumshirn wrote:
> On Thu, Jun 18, 2015 at 03:27:26PM +0530, Sreekanth Reddy wrote:
>> Hi,
>>
>> Any other review comments on this patch. please let us known if any
>> changes are required.
>>
>> Thanks,
>> Sreekanth
>>
>
> Have you sent a follow up on thi
On Thu, Jun 18, 2015 at 03:27:26PM +0530, Sreekanth Reddy wrote:
> Hi,
>
> Any other review comments on this patch. please let us known if any
> changes are required.
>
> Thanks,
> Sreekanth
>
Have you sent a follow up on this I may have missed?
> On Fri, Jun 12, 2015 at 4:46 PM, Sreekanth Red
96.
>>>
>>> Following are changes that are done in this patch
>>> 1. Support this feature only for SAS3 C0 cards and also only when reply
>>> post free queue count is greater than 8.
>>> 2. Instead of using single ReplyPostHostIndex system interface, here
eased the number of MSIX vector support for SAS3 C0 HBAs
>> to up-to 96.
>>
>> Following are changes that are done in this patch
>> 1. Support this feature only for SAS3 C0 cards and also only when reply post
>> free queue count is greater than 8.
>> 2. Instead of usi
On Fri, Jun 12, 2015 at 03:12:13PM +0530, Sreekanth Reddy wrote:
> In this patch, increased the number of MSIX vector support for SAS3 C0 HBAs
> to up-to 96.
>
> Following are changes that are done in this patch
> 1. Support this feature only for SAS3 C0 cards and also only
In this patch, increased the number of MSIX vector support for SAS3 C0 HBAs to
up-to 96.
Following are changes that are done in this patch
1. Support this feature only for SAS3 C0 cards and also only when reply post
free queue count is greater than 8.
2. Instead of using single
will only claim the funds if we don’t act
now and receive the funds.
This is a mutual deal that we both stand to benefit so much from.
All I need is your utmost trust, confidence and sincerity.
You also have to guarantee me that I will receive my share after the transfer.
Do reply urgently so
Dear Friend,
i need your kind attention. I will be very glad if you do assist me to relocate
this sumof( $15.Million US dollars.) to your bank account for the benefit of our
both families.
only i cannot operate it alone without using a Foreigner who will stand as a
beneficiary to the money, that
)
- req = xprt_lookup_rqst(bc_xprt, xid);
-
- if (!req) {
- printk(KERN_NOTICE
- "%s: Got unrecognized reply: "
- "calldir 0x%x xpt_bc_xprt %p xid %08x\n",
- __f
g you
as a foreigner because this money can not be approved to a local
person here.
Reply urgently so that I will inform you the next step to take urgently.
Sincerely,
Richard Williams.
Reply to this e-mail addess:rw72...@gmail.com
--
To unsubscribe from this list: sen
On Thu, 2015-04-02 at 16:39 +1100, Benjamin Herrenschmidt wrote:
> On Thu, 2015-02-19 at 21:45 -0800, James Bottomley wrote:
>
> > Ben, this is legal by design. It was specifically designed for the
> > aic79xx SCSI card, but can be used for a variety of other reasons. The
> > aic79xx hardware pr
On Thu, 2015-02-19 at 21:45 -0800, James Bottomley wrote:
> Ben, this is legal by design. It was specifically designed for the
> aic79xx SCSI card, but can be used for a variety of other reasons. The
> aic79xx hardware problem was that the DMA engine could address the whole
> of memory (it had t
to a local
person here.
Reply urgently so that I will inform you the next step to take urgently.
Sincerely,
Richard Williams.
Reply to this e-mail addess:richard_william...@outlook.com
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a me
In this patch, increased the number of MSIX vector support for SAS3 C0 HBAs to
up-to 96.
Following are changes that are done in this patch
1. Support this feature only for SAS3 C0 cards and also only when reply post
free queue count is greater than 8.
2. Instead of using single
I have business finance proposition for you. Reply for details
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FA
--
How are you doing? It's a wonderful compliment to write to you today.
My name is Carolina. I am a Simple and Honest girl. I have something
to tell you, perhaps you might be of assistance to me. I Had always
wanted to be a medical Doctor and my teachers in school used to
encourage me that I coul
On Thu, 2015-02-19 at 21:45 -0800, James Bottomley wrote:
> Ben, this is legal by design. It was specifically designed for the
> aic79xx SCSI card, but can be used for a variety of other reasons. The
> aic79xx hardware problem was that the DMA engine could address the whole
> of memory (it had tw
On Fri, 2015-02-20 at 16:22 +1100, Benjamin Herrenschmidt wrote:
> Looking a bit more closely, you basically do
>
> - set_dma_mask(64-bit)
> - set_consistent_dma_mask(32-bit)
>
> Now, I don't know how x86 will react to the conflicting masks, but on
> ppc64, I'm pretty sure the second one will
On Fri, 2015-02-20 at 16:22 +1100, Benjamin Herrenschmidt wrote:
> On Fri, 2015-02-20 at 16:06 +1100, Benjamin Herrenschmidt wrote:
>
> > Note that even on powerpc platforms where it would work because we
> > maintain both 32-bit and 64-bit bypass windows in the device address
> > space simultaneo
On Fri, 2015-02-20 at 16:06 +1100, Benjamin Herrenschmidt wrote:
> Note that even on powerpc platforms where it would work because we
> maintain both 32-bit and 64-bit bypass windows in the device address
> space simultaneously, you will leak iommu entries unless you also switch
> back to 32-bit w
On Fri, 2015-02-20 at 16:01 +1100, Benjamin Herrenschmidt wrote:
> Hi Sreekanth !
>
> While looking at some (unrelated) issue where mtp2sas seems to be using
> 32-bit DMA instead of 64-bit DMA on some POWER platforms, I noticed this
> patch which was merged as 5fb1bf8aaa832e1e9ca3198de7bbecb8eff7d
Hi Sreekanth !
While looking at some (unrelated) issue where mtp2sas seems to be using
32-bit DMA instead of 64-bit DMA on some POWER platforms, I noticed this
patch which was merged as 5fb1bf8aaa832e1e9ca3198de7bbecb8eff7db9c.
Can you confirm my understanding that you are:
- Setting the DMA ma
s was inclusive, secondly, in the same file
of yours, there is a letter here stating that you are dead, so based on this,
we are contacting you to verify the true position of your status, and you have
only 48hours to reply this mail or we will work with what we saw in your file
that you are dead,
From: Sage Weil
3.4.105-rc1 review patch. If anyone has any objections, please let me know.
--
commit 73c3d4812b4c755efeca0140f606f83772a39ce4 upstream.
We preallocate a few of the message types we get back from the mon. If we
get a larger message than we are expecting, fall
(bc_xprt)
- req = xprt_lookup_rqst(bc_xprt, xid);
-
- if (!req) {
- printk(KERN_NOTICE
- "%s: Got unrecognized reply: "
- "calldir 0x%x xpt_bc_xprt %p xid %08x\n",
- __f
;
- if (bc_xprt)
- req = xprt_lookup_rqst(bc_xprt, xid);
-
- if (!req) {
- printk(KERN_NOTICE
- "%s: Got unrecognized reply: "
- "calldir 0x%x xpt_bc_xprt %p xid %08x\n",
-
- "%s: Got unrecognized reply: "
- "calldir 0x%x xpt_bc_xprt %p xid %08x\n",
- __func__, ntohl(calldir),
- bc_xprt, ntohl(xid));
+ if (!bc_xprt)
return -EAGAIN;
- }
+ s
From: Sage Weil
3.4.105-rc1 review patch. If anyone has any objections, please let me know.
--
commit 73c3d4812b4c755efeca0140f606f83772a39ce4 upstream.
We preallocate a few of the message types we get back from the mon. If we
get a larger message than we are expecting, fall
In this patch, increased the number of MSIX vector support for SAS3 C0 HBAs to
up-to 96.
Following are changes that are done in this patch
1. Support this feature only for SAS3 C0 cards and also only when reply post
free queue count is greater than 8.
2. Instead of using single
3.2.64-rc1 review patch. If anyone has any objections, please let me know.
--
From: Sage Weil
commit 73c3d4812b4c755efeca0140f606f83772a39ce4 upstream.
We preallocate a few of the message types we get back from the mon. If we
get a larger message than we are expecting, fall b
Dear Sir/Madam, Here is a pdf attachment of my proposal to you. Please
read and reply I would be grateful. Jose Calvache
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.
Dear Sir/Madam, Here is a pdf attachment of my proposal to you. Please
read and reply I would be grateful. Jose Calvache
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.
3.13.11.9 -stable review patch. If anyone has any objections, please let me
know.
--
From: Sage Weil
commit 73c3d4812b4c755efeca0140f606f83772a39ce4 upstream.
We preallocate a few of the message types we get back from the mon. If we
get a larger message than we are expecting
From: Sage Weil
3.12-stable review patch. If anyone has any objections, please let me know.
===
commit 73c3d4812b4c755efeca0140f606f83772a39ce4 upstream.
We preallocate a few of the message types we get back from the mon. If we
get a larger message than we are expecting, fall bac
3.16-stable review patch. If anyone has any objections, please let me know.
--
From: Sage Weil
commit 73c3d4812b4c755efeca0140f606f83772a39ce4 upstream.
We preallocate a few of the message types we get back from the mon. If we
get a larger message than we are expecting, fall
3.14-stable review patch. If anyone has any objections, please let me know.
--
From: Sage Weil
commit 73c3d4812b4c755efeca0140f606f83772a39ce4 upstream.
We preallocate a few of the message types we get back from the mon. If we
get a larger message than we are expecting, fall
Dear,
I know that this letter may come to you as a surprise, I got your contact
address from the computerized search. My name is Mr Alif Tomar, I am the Bill
and Exchange (assistant) Manager of Bank of Africa Ouagadougou, Burkina Faso.
In my department I discovered an abandoned sum of eighteen
Up to now, Driver allocates a single contiguous block of memory
pool for all reply queues and passes down a single address in the
ReplyDescriptorPostQueueAddress field of the IOC Init Request
Message to the firmware.
When firmware receives this address, it will program each of the
Reply
Up to now, Driver allocates a single contiguous block of memory
pool for all reply queues and passes down a single address in the
ReplyDescriptorPostQueueAddress field of the IOC Init Request
Message to the firmware.
When firmware receives this address, it will program each of the
Reply
sum while 70% will be for me, please reply back to me urgent if you
are interested to enable me provide you more details.
Best regards,
Mr. David Z.
---
San-chung Commercial and Industrial Vocational High School
http://www.scvs.ntpc.edu.tw
æ°åå¸ç«ä¸éé«ç´åå
Can you please send me a single big series with all the mpt2 and mpt3
updates? With all the resends I'm losing track.
Please also pick up third party mpt patches like
'[PATCH 3/3] mpt3sas, mpt2sas: fix scsi_add_host error handling problems in
_scsih_probe' from Robert Elliott.
And while I can't
Up to now, Driver allocates a single contiguous block of memory
pool for all reply queues and passes down a single address in the
ReplyDescriptorPostQueueAddress field of the IOC Init Request
Message to the firmware.
When firmware receives this address, it will program each of the
Reply
, consistent_dma_mask))
Up to now, Driver allocates a single contiguous block of memory
pool for all reply queues and passes down a single address in the
ReplyDescriptorPostQueueAddress field of the IOC Init Request
Message to the firmware.
When firmware receives this address, it will program each of the
Reply
Up to now, Driver allocates a single contiguous block of memory
pool for all reply queues and passes down a single address in the
ReplyDescriptorPostQueueAddress field of the IOC Init Request
Message to the firmware.
When firmware receives this address, it will program each of the
Reply
>>>>> "Sreekanth" == Sreekanth Reddy writes:
Sreekanth> Sending the this patch once agin using git send-email. Up to
Sreekanth> now, Driver allocates a single contiguous block of memory
Sreekanth> pool for all reply queues and passes down
On Tue, Aug 12, 2014 at 3:07 PM, Joe Perches wrote:
> On Tue, 2014-08-12 at 14:54 +0530, Sreekanth Reddy wrote:
>> So, the proposal is to allocate memory independently for each
>> Reply Queue and pass down all of the addresses to the firmware.
>> Then the firmware will just
On Tue, 2014-08-12 at 14:54 +0530, Sreekanth Reddy wrote:
> So, the proposal is to allocate memory independently for each
> Reply Queue and pass down all of the addresses to the firmware.
> Then the firmware will just take each address and program the value
> into the correct regist
Sending this patch once again using git send-email.
Up to now, Driver allocates a single contiguous block of memory
pool for all reply queues and passes down a single address in the
ReplyDescriptorPostQueueAddress field of the IOC Init Request
Message to the firmware.
When firmware receives this
Sending the this patch once agin using git send-email.
Up to now, Driver allocates a single contiguous block of memory
pool for all reply queues and passes down a single address in the
ReplyDescriptorPostQueueAddress field of the IOC Init Request
Message to the firmware.
When firmware receives
> "Sreekanth" == Sreekanth Reddy writes:
Sreekanth> Please let me known any further changes are required so that
Sreekanth> I can send this patch once again with git send-email.
I'm OK with the latest iteration.
--
Martin K. Petersen Oracle Linux Engineering
--
To unsubscribe from thi
401 - 500 of 645 matches
Mail list logo
