Hi Andrzej,
On Tue, Feb 10, 2015 at 7:59 PM, Andrzej Hajda a.ha...@samsung.com wrote:
According to specs for version 250A, status register should be
tested before clock update. Otherwise in case MMC card is missing
mci_send_cmd timeouts and subsequent CTYPE registry write causes system hang.
Dear, Ulf.
On 02/11/2015 12:25 PM, Ulf Hansson wrote:
On 11 February 2015 at 03:57, Addy addy...@rock-chips.com wrote:
On 2015/02/10 23:22, Alim Akhtar wrote:
Hi Addy,
On Mon, Feb 9, 2015 at 12:55 PM, Addy Ke addy...@rock-chips.com wrote:
Because of some uncertain factors, such as worse
On 2015/02月10日 17:34, Olof Johansson wrote:
Hi Addy,
On Mon, Jan 26, 2015 at 4:04 AM, Addy Ke addy...@rock-chips.com wrote:
The STOP command can terminate a data transfer between a memory card and
mmc controller.
As show in Synopsys DesignWare Cores Mobile Stroage Host Databook:
Data timeout
[...]
+int mmc_pwrseq_simple_alloc(struct mmc_host *host, struct device *dev)
+{
+ struct mmc_pwrseq_simple *pwrseq;
+
+ pwrseq = kzalloc(sizeof(struct mmc_pwrseq_simple), GFP_KERNEL);
+ if (!pwrseq)
+ return -ENOMEM;
+
+ pwrseq-pwrseq.ops =
On 10 February 2015 at 10:12, Alexandre Courbot gnu...@gmail.com wrote:
On Mon, Jan 19, 2015 at 6:13 PM, Ulf Hansson ulf.hans...@linaro.org wrote:
The need for reset GPIOs has several times been pointed out from
erlier posted patchsets. Especially some WLAN chips which are
attached to an SDIO
On Wed, Feb 11, 2015 at 1:28 PM, Ulf Hansson ulf.hans...@linaro.org wrote:
[...]
+int mmc_pwrseq_simple_alloc(struct mmc_host *host, struct device *dev)
+{
+ struct mmc_pwrseq_simple *pwrseq;
+
+ pwrseq = kzalloc(sizeof(struct mmc_pwrseq_simple), GFP_KERNEL);
+ if
On 2015/02/09 18:01, Jaehoon Chung wrote:
Hi, Addy.
On 02/09/2015 04:25 PM, Addy Ke wrote:
Because of some uncertain factors, such as worse card or worse hardware,
DAT[3:0](the data lines) may be pulled down by card, and mmc controller
will be in busy state. This should not happend when mmc
On 11 February 2015 at 03:57, Addy addy...@rock-chips.com wrote:
On 2015/02/10 23:22, Alim Akhtar wrote:
Hi Addy,
On Mon, Feb 9, 2015 at 12:55 PM, Addy Ke addy...@rock-chips.com wrote:
Because of some uncertain factors, such as worse card or worse hardware,
DAT[3:0](the data lines) may be
On 2015/02/10 23:22, Alim Akhtar wrote:
Hi Addy,
On Mon, Feb 9, 2015 at 12:55 PM, Addy Ke addy...@rock-chips.com wrote:
Because of some uncertain factors, such as worse card or worse hardware,
DAT[3:0](the data lines) may be pulled down by card, and mmc controller
will be in busy state. This
On 11 February 2015 at 04:46, Jaehoon Chung jh80.ch...@samsung.com wrote:
Dear, Ulf.
On 02/11/2015 12:25 PM, Ulf Hansson wrote:
On 11 February 2015 at 03:57, Addy addy...@rock-chips.com wrote:
On 2015/02/10 23:22, Alim Akhtar wrote:
Hi Addy,
On Mon, Feb 9, 2015 at 12:55 PM, Addy Ke
Hi All,
The next two weeks I will have a hard time to follow up, review and
queue patches in the normal pace. Apologize for the inconvenience it
may cause you.
Kind regards
Uffe
--
To unsubscribe from this list: send the line unsubscribe linux-mmc in
the body of a message to
Hello,
I'm trying to send ERASE Command to the emmc by deleting a file on one
of the emmc partitions and then doing a sync, But I'm noticing that even
this will not issue the erase command to emmc.
I did trace the code on, from where this erase command is issued, but my
trace ended at an
On Mon, Jan 19, 2015 at 6:13 PM, Ulf Hansson ulf.hans...@linaro.org wrote:
To add the core part for the MMC power sequence, let's start by adding
initial support for the simple MMC power sequence provider.
In this initial step, the MMC power sequence node are fetched and the
compatible string
Hello,
On Tue, Jan 27, 2015 at 02:15:26PM +0800, Chaotian Jing wrote:
From: Yingjoe Chen yingjoe.c...@mediatek.com
MTK EINT does not support generating interrupt on both edges.
Emulate this by changing edge polarity while enable irq,
set types and interrupt handling. This follows an example
Hi Linus,
Here are the PR for MMC for v3.20.
Stephen Rothwell has reported about a conflict in
drivers/mmc/host/sunxi-mmc.c between commit mmc: sunxi:
Convert MMC driver to the standard clock phase API from the sunxi
tree and commit mmc: sunxi: Removing unused code from my mmc tree.
The
On Wed, Jan 14, 2015 at 5:53 PM, Ulf Hansson ulf.hans...@linaro.org wrote:
+ linux-mmc
On 14 January 2015 at 07:24, Tim Kryger tim.kry...@gmail.com wrote:
Host controllers lacking the required internal vmmc regulator may still
follow the spec with regard to the LSB of SDHCI_POWER_CONTROL.
On Tue, 2015-02-10 at 09:40 +0100, Uwe Kleine-König wrote:
Hello,
On Tue, Jan 27, 2015 at 02:15:26PM +0800, Chaotian Jing wrote:
From: Yingjoe Chen yingjoe.c...@mediatek.com
MTK EINT does not support generating interrupt on both edges.
Emulate this by changing edge polarity while
On Tue, Jan 27, 2015 at 2:15 PM, Chaotian Jing
chaotian.j...@mediatek.com wrote:
From: Yingjoe Chen yingjoe.c...@mediatek.com
MTK EINT does not support generating interrupt on both edges.
Emulate this by changing edge polarity while enable irq,
set types and interrupt handling. This follows
On Mon, Jan 19, 2015 at 6:13 PM, Ulf Hansson ulf.hans...@linaro.org wrote:
The need for reset GPIOs has several times been pointed out from
erlier posted patchsets. Especially some WLAN chips which are
attached to an SDIO interface may use a GPIO reset.
The reset GPIO is asserted at
Hi Addy,
On Mon, Jan 26, 2015 at 4:04 AM, Addy Ke addy...@rock-chips.com wrote:
The STOP command can terminate a data transfer between a memory card and
mmc controller.
As show in Synopsys DesignWare Cores Mobile Stroage Host Databook:
Data timeout and Data end-bit error will terminate
Hi Addy,
On Mon, Feb 9, 2015 at 12:55 PM, Addy Ke addy...@rock-chips.com wrote:
Because of some uncertain factors, such as worse card or worse hardware,
DAT[3:0](the data lines) may be pulled down by card, and mmc controller
will be in busy state. This should not happend when mmc controller
Hi,
Thanks for comments.
On 02/10/2015 03:54 PM, Alim Akhtar wrote:
Hi Andrzej,
On Tue, Feb 10, 2015 at 7:59 PM, Andrzej Hajda a.ha...@samsung.com wrote:
According to specs for version 250A, status register should be
tested before clock update. Otherwise in case MMC card is missing
According to specs for version 250A, status register should be
tested before clock update. Otherwise in case MMC card is missing
mci_send_cmd timeouts and subsequent CTYPE registry write causes system hang.
This behavior has been observed on Exynos5422/Odroid-XU3.
Signed-off-by: Andrzej Hajda
According to specs for version 250A, status register should be
tested before clock update. Otherwise in case MMC card is missing
mci_send_cmd timeouts and subsequent CTYPE registry write causes system hang.
This behavior has been observed on Exynos5422/Odroid-XU3.
Signed-off-by: Andrzej Hajda
Hello All,
I have a new iMX6SL custom board with WiLink8 chipset. The chipset has
some features of SDIO 3.0 support and the I/O is 1.8v. I used the
mainline kernel 3.13 and 3.19, both of them detected it. But, the
problem is the voltage signaling is 3.3v and it should be 1.8v.
clock:
25 matches
Mail list logo
