Hi Kieran,
On Wednesday, 28 March 2018 22:04:49 EEST Kieran Bingham wrote:
> On 28/03/18 13:27, Kieran Bingham wrote:
> > On 26/02/18 21:45, Laurent Pinchart wrote:
> >> The entities in the pipeline are all started when the LIF is setup.
> >> Remove the outdated comment that state otherwise.
> >>
currently been enabled in DTS and tested: serial
boot console.
This patch series tested against renesas-dev branch
tag "renesas-dev-20180328-v4.16-rc7
V1-->V2
Incorporated geert's review comments.
Biju Das (8):
soc: renesas: rcar-sysc: Add r8a77470 support
serial: sh-
The initial R8A77470 SoC device tree including CPU0, GIC, timer, SYSC, RST,
CPG, and the required clock descriptions.
Signed-off-by: Biju Das
Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
---
V1->V2:
* Incorporated geert's review comment
* Moved prr node inside soc node.
arch/a
Add support for iWave iW-RainboW-G23S single board computer based on
RZ/G1C.
Signed-off-by: Biju Das
Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
---
V1->V2:
* Incorporated review comments
arch/arm/boot/dts/Makefile| 1 +
arch/arm/boot/dts/r8a77470-iwg23s-sbc
Enable recently added r8a77470 (RZ/G1C) SoC.
Signed-off-by: Biju Das
Reviewed-by: Fabrizio Castro
---
V1->V2:
* Incorporated Fabrizio's comment
arch/arm/configs/multi_v7_defconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/configs/multi_v7_defconfig
b/arch/arm/configs/multi_
Add minimal support for the RZ/G1C (R8A77470) SoC.
Signed-off-by: Biju Das
Reviewed-by: Fabrizio Castro
---
V1->V2:
* No change
Documentation/devicetree/bindings/arm/shmobile.txt | 2 ++
arch/arm/mach-shmobile/Kconfig | 4
arch/arm/mach-shmobile/setup-rcar-gen2.c
Add RZ/G1C (R8A77470) Clock Pulse Generator / Module Standby and Software
Reset support.
Signed-off-by: Biju Das
Reviewed-by: Fabrizio Castro
---
V1->V2:
* incorporated geert's review comment
.../devicetree/bindings/clock/renesas,cpg-mssr.txt | 9 +-
drivers/clk/renesas/Kconfig
Add all RZ/G1C Clock Pulse Generator Core Clock Outputs, as listed in
Table 7.2 ("List of Clocks [RZ/G1C]") of the RZ/G1C Hardware User's
Manual.
Signed-off-by: Biju Das
Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
---
V1->V2:
* incorporated geert's review comment
include/dt-b
RZ/G1C (R8A77470) SoC also has the R-Car gen2 compatible SCIF and HSCIF
ports, so document the SoC specific bindings.
Signed-off-by: Biju Das
Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
Reviewed-by: Simon Horman
---
V1->V2:
* No Change
Documentation/devicetree/bindings/seria
Add support for RZ/G1C (R8A77470) SoC power areas to the R-Car SYSC
driver.
Signed-off-by: Biju Das
Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
---
V1->V2:
* incorporated geert's review comment
.../bindings/power/renesas,rcar-sysc.txt | 1 +
drivers/soc/renesas/Kco
On 28/03/18 13:27, Kieran Bingham wrote:
> Hi Laurent,
>
> Thank you for the patch.
>
> On 26/02/18 21:45, Laurent Pinchart wrote:
>> The entities in the pipeline are all started when the LIF is setup.
>> Remove the outdated comment that state otherwise.
>>
>> Signed-off-by: Laurent Pinchart
>
Hi Laurent,
On 26/02/18 21:45, Laurent Pinchart wrote:
> To implement fully dynamic plane assignment to pipelines, we need to
> reassign the BRU and BRS to the DRM pipelines in the atomic commit
> handler. In preparation for this setup factor out the BRU source pad
> code and call it both at LIF s
Hi Geert,
Thanks for the review.
> Hi Biju,
>
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> > Add RZ/G1C (R8A77470) Clock Pulse Generator / Module Standby and
> > Software Reset support.
> >
> > Signed-off-by: Biju Das
> > Reviewed-by: Fabrizio Castro
>
> Thanks for your patch!
>
> > --
Hi Laurent,
On 26/02/18 21:45, Laurent Pinchart wrote:
> The vsp1_du_setup_lif() function setups the DRM pipeline input manually.
s/ setups the / sets up the /
> This duplicates the code from the vsp1_du_pipeline_setup_input()
> function. Replace the manual implementation by a call to the functi
Hello Wolfram and i2c/Renesas contributors,
To give you some background behind this change, it is done in the
context of rcar3 boot optimization, while trying to put our past
experience in practice for reaching the "rvc-in-less-than-2s"
requirement for our customers.
The current commit descriptio
Hi Laurent,
On 26/02/18 21:45, Laurent Pinchart wrote:
> The DRM pipeline setup code used at atomic commit time is similar to the
> setup code used when enabling the pipeline. Move it to a separate
> function in order to share it.
>
> Signed-off-by: Laurent Pinchart
Assuming no hidden secret co
On 26/02/18 21:45, Laurent Pinchart wrote:
> Move the duplicated DRM pipeline configuration code to a function and
> call it from vsp1_du_setup_lif() and vsp1_du_atomic_flush().
>
> Signed-off-by: Laurent Pinchart
LGTM.
I thought I had a bit of deja-vu on this patch ... but I can't seem to fi
The DesignWare GPIO IP can be configured for either 1 or 32 interrupts,
but the driver currently only supports 1 interrupt. See the DesignWare
DW_apb_gpio Databook description of the 'GPIO_INTR_IO' parameter.
This change allows the driver to work with up to 32 interrupts, it will
get as many inter
Hi Laurent,
On 26/02/18 21:45, Laurent Pinchart wrote:
> The DRM pipeline handling code uses the entity's pipe list head to check
> whether the entity is already included in a pipeline. This method is a
> bit fragile in the sense that it uses list_empty() on a list_head that
> is a list member. Re
Hi Geert,
Thanks for the feedback.
> Hi Biju,
>
> On Wed, Mar 28, 2018 at 3:13 PM, Biju Das wrote:
> >> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das
> wrote:
> >> > Add support for iWave iW-RainboW-G23S single board computer based
> >> > on RZ/G1C.
> >> >
> >> > Signed-off-by: Biju Das
> >> > Rev
Hi Biju,
On Wed, Mar 28, 2018 at 3:13 PM, Biju Das wrote:
>> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
>> > Add support for iWave iW-RainboW-G23S single board computer based on
>> > RZ/G1C.
>> >
>> > Signed-off-by: Biju Das
>> > Reviewed-by: Fabrizio Castro
>>
>> Thanks for your patch!
Hi Laurent,
Thank you for the patch.
On 26/02/18 21:45, Laurent Pinchart wrote:
> Various types of objects subclassing vsp1_entity currently store a
> pointer to the pipeline. Move the pointer to vsp1_entity to simplify the
> code and avoid storing the pipeline in more entity subclasses later.
T
Hi Geert,
Thanks for the feedback.
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> > The initial R8A77470 SoC device tree including CPU0, GIC, timer, SYSC,
> > RST, CPG, and the required clock descriptions.
> >
> > Signed-off-by: Biju Das
> > Reviewed-by: Fabrizio Castro
>
> Thanks for yo
Hi Geert,
Thanks for the feedback.
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> > Add support for iWave iW-RainboW-G23S single board computer based on
> > RZ/G1C.
> >
> > Signed-off-by: Biju Das
> > Reviewed-by: Fabrizio Castro
>
> Thanks for your patch!
>
> Reviewed-by: Geert Uytterho
Hi Biju,
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> Add support for iWave iW-RainboW-G23S single board computer based on
> RZ/G1C.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Thanks for your patch!
Reviewed-by: Geert Uytterhoeven
One question below.
> --- /dev/null
Hi Biju,
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> The initial R8A77470 SoC device tree including CPU0, GIC, timer, SYSC, RST,
> CPG, and the required clock descriptions.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Thanks for your patch!
> --- /dev/null
> +++ b/arch/ar
Hi Laurent,
Thanks for the patch,
On 26/02/18 21:45, Laurent Pinchart wrote:
> The vsp1_drm_pipeline enabled field is set but never used. Remove it.
>
Indeed - not used.
> Signed-off-by: Laurent Pinchart
Reviewed-by: Kieran Bingham
> ---
> drivers/media/platform/vsp1/vsp1_drm.c | 4
>
Hi Laurent,
Thank you for the patch.
On 26/02/18 21:45, Laurent Pinchart wrote:
> The entities in the pipeline are all started when the LIF is setup.
> Remove the outdated comment that state otherwise.
>
> Signed-off-by: Laurent Pinchart
I'll start with the easy ones :-)
Reviewed-by: Kieran B
Hi Biju,
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> Add RZ/G1C (R8A77470) Clock Pulse Generator / Module Standby and Software
> Reset support.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Thanks for your patch!
> --- /dev/null
> +++ b/drivers/clk/renesas/r8a7747x-cpg-mss
Hi Geert,
Thanks for the feedback.
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> > Add all RZ/G1C Clock Pulse Generator Core Clock Outputs, as listed in
> > Table 7.2 ("List of Clocks [RZ/G1C]") of the RZ/G1C Hardware User's
> > Manual.
> >
> > Signed-off-by: Biju Das
> > Reviewed-by: Fa
Hi Geert,
Thanks for the feedback.
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> > Add support for RZ/G1C (R8A77470) SoC power areas to the R-Car SYSC
> > driver.
> >
> > Signed-off-by: Biju Das
> > Reviewed-by: Fabrizio Castro
>
> Thanks for your patch!
>
> > drivers/soc/renesas/r8a77
On Tue, Mar 27, 2018 at 02:57:28PM +, Biju Das wrote:
> Hello Fabrizio,
>
> Thanks for the feedback.
>
> > > Subject: [PATCH 12/12] ARM: multi_v7_defconfig: Enable r8a77470 SoC
> > >
> > > Enable recently added r8a77470 (RZ/G1C) SoC.
> > >
> > > Signed-off-by: Biju Das
> > > Reviewed-by: Fab
On Wed, Mar 28, 2018 at 09:36:33AM +0200, Geert Uytterhoeven wrote:
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> > Enable recently added r8a77470 (RZ/G1C) SoC.
> >
> > Signed-off-by: Biju Das
> > Reviewed-by: Fabrizio Castro
>
> Reviewed-by: Geert Uytterhoeven
Thanks, applied.
On Wed, Mar 28, 2018 at 09:36:10AM +0200, Geert Uytterhoeven wrote:
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> >
> > Document the iW-RainboW-G23S single board computer device tree bindings,
> > listing it as a supported board.
> >
> > Signed-off-by: Biju Das
> > Reviewed-by: Fabrizio Ca
Hi Biju,
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> Add all RZ/G1C Clock Pulse Generator Core Clock Outputs, as listed in
> Table 7.2 ("List of Clocks [RZ/G1C]") of the RZ/G1C Hardware User's
> Manual.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Thanks for your patch!
>
On Wed, Mar 28, 2018 at 10:03:27AM +0200, Geert Uytterhoeven wrote:
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> > RZ/G1C (R8A77470) SoC also has the R-Car gen2 compatible SCIF and HSCIF
> > ports, so document the SoC specific bindings.
> >
> > Signed-off-by: Biju Das
> > Reviewed-by: Fab
On Wed, Mar 28, 2018 at 10:00:49AM +0200, Geert Uytterhoeven wrote:
> Hi Biju,
>
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> > Signed-off-by: Biju Das
> > Reviewed-by: Fabrizio Castro
>
> Reviewed-by: Geert Uytterhoeven
Thanks, applied.
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> RZ/G1C (R8A77470) SoC also has the R-Car gen2 compatible SCIF and HSCIF
> ports, so document the SoC specific bindings.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
Gr{oetje,eeting}s,
Hi Biju,
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- ge...@linux-m68k.org
In person
Replying to myself here, more or less to reflect further discussion on IRC
related to where the
bindings goes. Also, to publicly acknowledge and thank Geert for tons of advice
and comments
outside the email chain...
So, after further discussion on IRC, that's what I've been trying to do
[hope ou
On Wed, Mar 28, 2018 at 09:37:06AM +0200, Geert Uytterhoeven wrote:
> On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> > Add support for identifying the RZ/G1C (r8a77470) SoC.
> >
> > Signed-off-by: Biju Das
> > Reviewed-by: Fabrizio Castro
>
> Reviewed-by: Geert Uytterhoeven
Thanks, applie
Hi Biju,
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> Add support for RZ/G1C (R8A77470) SoC power areas to the R-Car SYSC
> driver.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Thanks for your patch!
> drivers/soc/renesas/r8a7747x-sysc.c| 29
> +++
Hi Geert,
Thanks for your review!
On 22 March 2018 12:37, Geert said:
> Hi Michel,
>
> On Thu, Mar 22, 2018 at 12:44 PM, Michel Pollet
> wrote:
> > This documents the RZ/N1 bindings for both the RZ/N1 and the
> > RZN1D400-DB board.
> >
> > Signed-off-by: Michel Pollet
>
> Thanks for your patch
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> Enable recently added r8a77470 (RZ/G1C) SoC.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> Add support for identifying the RZ/G1C (r8a77470) SoC.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Lin
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
>
> Document the iW-RainboW-G23S single board computer device tree bindings,
> listing it as a supported board.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
Gr{oetje,eeting}s,
On Tue, Mar 27, 2018 at 4:37 PM, Biju Das wrote:
> Add minimal support for the RZ/G1C (R8A77470) SoC.
>
> Signed-off-by: Biju Das
> Reviewed-by: Fabrizio Castro
Reviewed-by: Geert Uytterhoeven
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux b
47 matches
Mail list logo