Hi,
On 11/20/2015 08:49 PM, Priit Laes wrote:
On Sun, 2015-11-15 at 20:46 +0100, Hans de Goede wrote:
From: Reinder de Haan
Note this commit only adds support for phys 1-3, phy 0, the otg phy,
is
not yet (fully) supported after this commit.
This patch seems to be causing following compile
From: Reinder de Haan
Note this commit only adds support for phys 1-3, phy 0, the otg phy, is
not yet (fully) supported after this commit.
Signed-off-by: Reinder de Haan
Signed-off-by: Hans de Goede
---
Changes in v2:
-Change break; after dev_err() to return, as intended, fixing a compiler
wa
From: Sander Vermin
On some devices the wake and enable pins of the pixcir touchscreen
controller are connected to gpios and these must be controlled by the
driver for the device to operate properly.
Signed-off-by: Sander Vermin
Signed-off-by: Hans de Goede
---
Changes in v2 (Hans de Goede):
-
Hi,
On Fri, Nov 20, 2015 at 05:45:48PM +0100, Marcus Weseloh wrote:
> 2015-11-20 17:12 GMT+01:00 Rob Herring :
> > On Fri, Nov 20, 2015 at 02:56:34PM +0100, Marcus Weseloh wrote:
> >> > (and the wdelay should
> >> > arguably be a core-spi thing, not a sunxi thing, but that's a separate
> >> > disc
On Sat, Nov 21, 2015 at 01:24:24AM +0800, Chen-Yu Tsai wrote:
> >> +®_rtc_ldo {
> >> + regulator-always-on;
> >> + regulator-min-microvolt = <300>;
> >> + regulator-max-microvolt = <300>;
> >> + regulator-name = "vcc-rtc";
> >> };
> >
> > Isn't this supposed to be in the AX
Hi,
On Fri, Nov 20, 2015 at 08:11:53PM +0100, Hans de Goede wrote:
> From: Jelle de Jong
>
> The lamobo-r1 board, sometimes called the BPI-R1 but not labelled as such
> on the PCB, is meant as a A20 based router board. As such the board comes
> with a built-in switch chip giving it 5 gigabit eth
Stefan Monnier wrote:
>
> When I looked for a DTS file for this board, I was told that the
> bananapi DTS works just fine
Nope, there are some differences already outlined in the wiki (eg. powering
of a connected SATA disk is AXP209's job -- unless you pull pin PB3 the PMU
won't supply the dis
On Sun, Nov 22, 2015 at 12:29:24PM +0100, Hans de Goede wrote:
> From: Reinder de Haan
>
> Note this commit only adds support for phys 1-3, phy 0, the otg phy, is
> not yet (fully) supported after this commit.
>
> Signed-off-by: Reinder de Haan
> Signed-off-by: Hans de Goede
> ---
> Changes in
On Sun, Nov 22, 2015 at 04:57:33PM +0100, Hans de Goede wrote:
> From: Sander Vermin
>
> On some devices the wake and enable pins of the pixcir touchscreen
> controller are connected to gpios and these must be controlled by the
> driver for the device to operate properly.
>
> Signed-off-by: Sand
Hi,
I found out how to make UART4 work:
> &uart4 {
> status = "okay";
> };
>
&uart4 {
pinctrl-names = "default";
pinctrl-0 = <&uart4_pins_a>;
status = "okay";
};
This is for the UEXT UART on GPIO-1 and it works fine with that.
However, since the UEXT is pluggable
HI all ,
I want to encoding 4K video on allwinner A80 SOC. I want to know the LIB
support it ? thanks
--
You received this message because you are subscribed to the Google Groups
"linux-sunxi" group.
To unsubscribe from this group and stop receiving emails from it, send an email
to linux-su
Hi,
On Sunday 22 November 2015 04:59 PM, Hans de Goede wrote:
> From: Reinder de Haan
>
> Note this commit only adds support for phys 1-3, phy 0, the otg phy, is
> not yet (fully) supported after this commit.
>
> Signed-off-by: Reinder de Haan
> Signed-off-by: Hans de Goede
> ---
> Changes in
> "Siarhei" == Siarhei Siamashka writes:
> Changes in v2:
> * The DACR register is now properly initialized when enabling the MMU.
> In the v1 patchset this register was left uninitialized and the
> garbage data in it could cause deadlocks depeding on luck.
> * Addressed review comme
On Thu, Nov 5, 2015 at 2:47 PM, Jean-Francois Moine wrote:
> On Wed, 4 Nov 2015 08:30:14 -0800
> Maxime Ripard wrote:
>
>> Hi Arnd,
>>
>> On Fri, Oct 30, 2015 at 09:27:03AM +0100, Arnd Bergmann wrote:
>> > On Tuesday 27 October 2015 17:50:24 Jens Kuske wrote:
>> > >
>> > > +static int sun8i_h3_bu
14 matches
Mail list logo
