The Current default dwc2 just handle one clock named otg, however, it may have
two or more clock need to manage for some new SoCs(such as RK3328), so this
adds change clk to clk's array of dwc2_hsotg to handle more clocks operation.
Frank Wang (1):
usb: dwc2: add multiple clock handling
driver
Hi,
Richard Genoud writes:
> Hi,
> Since commit c499ff71ff2a2 ("usb: dwc3: core: re-factor init and exit paths")
> (merged in 4.8), the usb ports on odroid-XU4 don't work anymore.
>
> [ Actually, it's commit 2164a476205ccc ("usb: dwc3: set SUSPHY bit for all
> cores"), cf below ]
>
> Inserting
Originally, dwc2 just handle one clock named otg, however, it may have
two or more clock need to manage for some new SoCs, so this adds
change clk to clk's array of dwc2_hsotg to handle more clocks operation.
Signed-off-by: Frank Wang
---
drivers/usb/dwc2/core.h | 5 -
drivers/usb/dwc2/
On Wed, Jan 18, 2017 at 09:31:31PM +0100, Aleksander Morgado wrote:
> The Dell DW5570 is a re-branded Sierra Wireless MC8805 which will by
> default boot with vid 0x413c and pid 0x81a3. When triggered QDL download
> mode, the device switches to pid 0x81a6 and provides the standard TTY
> used for fi
Hello,
> > Bind and unbind are done in connect and disconnect internally.
>
> Please be more precise here and mention that those operation are done
> for a stub driver only and for vudc you need to bind gadget manually
> using usb gadget subsystem before using connect function.
> > + int bind
* Lu Baolu wrote:
> xHCI debug capability (DbC) is an optional but standalone
> functionality provided by an xHCI host controller. With DbC
> hardware initialized, the system will present a debug device
> through the USB3 debug port (normally the first USB3 port).
> The debug device is fully com
On Wed, Jan 18, 2017 at 02:20:30PM +0800, Lu Baolu wrote:
> Hi Greg,
>
> This patch series has been there for 2 months without
> further comments. Will you consider it for usb-next?
I needed acks from the x86 maintainers before I could take those
patches. Can you resend the series and hopefully
On Wed, Jan 18, 2017 at 01:58:28PM +0200, Mathias Nyman wrote:
> On 12.01.2017 10:38, Roger Quadros wrote:
> > Mathias,
> >
> > On 11/01/17 17:08, Alan Stern wrote:
> > > On Wed, 11 Jan 2017, Mathias Nyman wrote:
> > >
> > > > On 17.11.2016 13:43, Sriram Dash wrote:
> > > > > From: Arnd Bergmann
On Fri, Jan 13, 2017 at 04:38:32PM -0700, Shuah Khan wrote:
> Update USB/IP driver location in README.
>
> Signed-off-by: Shuah Khan
> Reviewed-by: Krzysztof Opasiak
> ---
> tools/usb/usbip/README | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/tools/usb/usbip/README b
On 19/01/2017 09:03, Felipe Balbi wrote:
>
> Hi,
>
> Richard Genoud writes:
>> Hi,
>> Since commit c499ff71ff2a2 ("usb: dwc3: core: re-factor init and exit paths")
>> (merged in 4.8), the usb ports on odroid-XU4 don't work anymore.
>>
>> [ Actually, it's commit 2164a476205ccc ("usb: dwc3: set SU
* Lu Baolu wrote:
> index 8a12199..c4031b9 100644
> --- a/arch/x86/kernel/early_printk.c
> +++ b/arch/x86/kernel/early_printk.c
> @@ -17,6 +17,7 @@
> #include
> #include
> #include
> +#include
> #include
> #include
> #include
> @@ -381,6 +382,10 @@ static int __init setup_early_prin
* Lu Baolu wrote:
> xHCI debug capability (DbC) is an optional but standalone
> functionality provided by an xHCI host controller. Software
> learns this capability by walking through the extended
> capability list of the host. xHCI specification describes
> DbC in section 7.6.
>
> This patch i
* Lu Baolu wrote:
> Add Documentation/usb/usb3-debug-port.rst. This document includes
> the user guide for USB3 debug port.
>
> Cc: linux-...@vger.kernel.org
> Signed-off-by: Lu Baolu
> ---
> Documentation/usb/usb3-debug-port.rst | 95
> +++
> 1 file changed,
On Wed, Jan 18, 2017 at 02:08:25PM +0800, Chunfeng Yun wrote:
> add 26M reference clock for ssusb and xhci nodes
>
> Signed-off-by: Chunfeng Yun
> ---
> arch/arm64/boot/dts/mediatek/mt8173.dtsi |6 --
> 1 file changed, 4 insertions(+), 2 deletions(-)
This patch doesn't apply to my tree
This series was "dmaengine: cppi41: Make the driver more generic".
I have tried to separate as munch I could CPPI 4.1 MUSB driver changes.
Currently, the DMA interrupt is managed by the CPPI 4.1 driver.
The issue here is the CPPI 4.1 driver must access to MUSB glue registers
to manage its interrup
Despite the CPPI 4.1 is a generic DMA, it is tied to USB.
On the dsps, CPPI 4.1 interrupt's registers are in USBSS (the MUSB glue).
Currently, to enable / disable and clear interrupts, the CPPI 4.1 driver
maps and accesses to USBSS's register, which making CPPI 4.1 driver not
really generic.
Move t
Currently, the CPPI 4.1 driver is not completely generic and
only work on dsps. This is because of IRQ management.
Add a callback to dma_controller that could be invoked on DMA completion
to acknodlege the IRQ.
Signed-off-by: Alexandre Bailon
---
drivers/usb/musb/musb_cppi41.c | 7 +--
drive
Update cppi41_dma_callback() to detect an aborted transfer.
This was not required before because cppi41_dma_callback() was only
invoked on transfer completion.
In order to make CPPI 4.1 driver more generic, cppi41_dma_callback()
will be invoked after a transfer abort in order to let the MUSB driver
* Greg Kroah-Hartman wrote:
> On Wed, Jan 18, 2017 at 02:20:30PM +0800, Lu Baolu wrote:
> > Hi Greg,
> >
> > This patch series has been there for 2 months without
> > further comments. Will you consider it for usb-next?
>
> I needed acks from the x86 maintainers before I could take those
> pat
Currently, only the AM335x is supported by the driver.
Though the driver has a glue layer to support different platforms,
some platform variable names are not prefixed with the platform name.
To facilitate the addition of a new platform,
rename some variables owned by the AM335x glue.
Signed-off-b
Some constants are defined and use by the driver whereas they are
specifics to AM335x.
Add new variables to the glue layer, initialize them with the constants,
and use them in the driver.
Signed-off-by: Alexandre Bailon
---
drivers/dma/cppi41.c | 20 ++--
1 file changed, 14 inser
Despite the driver is already using DT to get the number of channels,
init_sched() is using an hardcoded value to get it.
Use DT to get the number of channels.
Signed-off-by: Alexandre Bailon
---
drivers/dma/cppi41.c | 26 +++---
1 file changed, 15 insertions(+), 11 deletions
Most of the patch of this series were part of
"[PATCH 00/11] dmaengine: cppi41: Add dma support to da8xx"
This series intend to make the CPPI 4.1 more generic in order to
add a new platform (the DA8xx).
To achieve that, all the IRQ code present in CPPI 4.1 driver has been moved
to MUSB DSPS driver
In order to make CPPI 4.1 DMA driver more generic, accesses to USBSS
have been removed. So it is not required anymore to map the "glue"
register's.
Remove usbss_mem.
Signed-off-by: Alexandre Bailon
---
drivers/dma/cppi41.c | 18 ++
1 file changed, 10 insertions(+), 8 deletions(-)
Hello!
On 1/19/2017 1:06 PM, Alexandre Bailon wrote:
Currently, the CPPI 4.1 driver is not completely generic and
only work on dsps. This is because of IRQ management.
Works. DSPS.
Add a callback to dma_controller that could be invoked on DMA completion
to acknodlege the IRQ.
Ackno
Hi,
On Thu, Jan 19, 2017 at 12:15 AM, Florian Fainelli wrote:
> On 01/17/2017 12:05 AM, Raviteja Garimella wrote:
>> This patch splits the amd5536udc driver into two -- one that does
>> pci device registration and the other file that does the rest of
>> the driver tasks like the gadget/ep ops etc
On 1/19/2017 1:37 PM, Alexandre Bailon wrote:
Despite the driver is already using DT to get the number of channels,
init_sched() is using an hardcoded value to get it.
Use DT to get the number of channels.
Signed-off-by: Alexandre Bailon
---
drivers/dma/cppi41.c | 26 +++--
DT binding for the TI DA8xx/OMAP-L1x/AM17xx/AM18xx CPPI 4.1 DMA controller.
Signed-off-by: Alexandre Bailon
---
.../devicetree/bindings/usb/da8xx-usb.txt | 39 ++
1 file changed, 39 insertions(+)
diff --git a/Documentation/devicetree/bindings/usb/da8xx-usb.txt
b/Do
During the teardown of a RX channel, because there is only one
completion queue available for RX channel, descriptor of another
channel may be popped which will cause 2 warnings:
- the first one because we popped a wrong descriptor
(neither the channel's descriptor, nor the teardown descriptor).
The DA8xx has a CPPI 4.1 DMA controller.
This is add the glue layer required to make it work on DA8xx.
Signed-off-by: Alexandre Bailon
---
drivers/dma/Kconfig | 6 +++---
drivers/dma/cppi41.c | 24
2 files changed, 27 insertions(+), 3 deletions(-)
diff --git a/drivers
This series add support of DA8xx to CPPI 4.1 driver.
As the CPPI 4.1 is now generic, we only had to add the glue for DA8xx.
This serie should applied on top of
"[PATCH v3 0/4] dmaengine: cppi41: Make CPPI 4.1 driver more generic".
Changes in v3:
- Removed some useless property from DT bindings.
On 19.01.2017 11:09, Ingo Molnar wrote:
* Greg Kroah-Hartman wrote:
On Wed, Jan 18, 2017 at 02:20:30PM +0800, Lu Baolu wrote:
Hi Greg,
This patch series has been there for 2 months without
further comments. Will you consider it for usb-next?
I needed acks from the x86 maintainers before I
* Lu Baolu wrote:
> This patch add dbc debug device support in usb_debug driver.
s/add dbc debug device support in usb_debug driver
/adds dbc debug device support to the usb_debug driver
Please fix the title as well.
Thanks,
Ingo
--
To unsubscribe from this list: send the line "unsu
On 19.01.2017 11:22, Greg KH wrote:
On Wed, Jan 18, 2017 at 01:58:28PM +0200, Mathias Nyman wrote:
On 12.01.2017 10:38, Roger Quadros wrote:
Mathias,
On 11/01/17 17:08, Alan Stern wrote:
On Wed, 11 Jan 2017, Mathias Nyman wrote:
On 17.11.2016 13:43, Sriram Dash wrote:
From: Arnd Bergmann
At least macOS seems to be sending
ClearFeature(ENDPOINT_HALT) to endpoints which
aren't Halted. This makes DWC3's CLEARSTALL command
time out which causes several issues for the driver.
Instead, let's just return 0 and bail out early.
Cc:
Signed-off-by: Felipe Balbi
---
this falls into "has n
Hi Felipe,
We have system suspend resume working on dra7-evm in v4.10-rc but
dwc3 gadget breaks after system suspend resume.
Any hints how to fix it? Full backtrace below.
Another message that looks worry-some is
"[ 61.495313] omap-dwc3 4888.omap_dwc3_1: runtime PM trying to suspend
devic
Hi,
On Wed, Jun 22, 2016 at 2:00 PM, Roger Quadros wrote:
Luckily hit this thread while checking about DRD role functionality for DWC3.
> On 22/06/16 11:14, Felipe Balbi wrote:
>>
>> Hi,
>>
>> Roger Quadros writes:
>>> For the real use case, some Carplay platforms need it.
>>
Hi,
Roger Quadros writes:
> Hi Felipe,
>
> We have system suspend resume working on dra7-evm in v4.10-rc but
> dwc3 gadget breaks after system suspend resume.
>
> Any hints how to fix it? Full backtrace below.
from a quick look. END_TRANSFER is timing out, most likely. Tracepoints
should give b
On 19/01/17 13:59, Felipe Balbi wrote:
>
> Hi,
>
> Roger Quadros writes:
>> Hi Felipe,
>>
>> We have system suspend resume working on dra7-evm in v4.10-rc but
>> dwc3 gadget breaks after system suspend resume.
>>
>> Any hints how to fix it? Full backtrace below.
>
> from a quick look. END_TRANS
Hi Greg
This series by Arnd Bergmann was originally six patches, but last two of
them were already taken to 4.10. Without the rest of them there will
be a regression in 4.10.
Original cover letter says:
For xhci-hcd platform device, all the DMA parameters are not
configured properly, notably dma
From: Arnd Bergmann
For xhci-hcd platform device, all the DMA parameters are not
configured properly, notably dma ops for dwc3 devices.
The idea here is that you pass in the parent of_node along with
the child device pointer, so it would behave exactly like the
parent already does. The differenc
From: Arnd Bergmann
For the dual role ehci fsl driver, sysdev will handle the dma
config.
Signed-off-by: Arnd Bergmann
Signed-off-by: Sriram Dash
Signed-off-by: Mathias Nyman
---
drivers/usb/host/ehci-fsl.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/usb/h
From: Arnd Bergmann
For xhci-hcd platform device, all the DMA parameters are not
configured properly, notably dma ops for dwc3 devices. So, set
the dma for xhci from sysdev. sysdev is pointing to device that
is known to the system firmware or hardware.
Signed-off-by: Arnd Bergmann
Signed-off-by
From: Arnd Bergmann
Set the dma for chipidea from sysdev. This is inherited from its
parent node. Also, do not set dma mask for child as it is not required
now.
Signed-off-by: Arnd Bergmann
Signed-off-by: Sriram Dash
Acked-by: Peter Chen
Signed-off-by: Mathias Nyman
---
drivers/usb/chipidea
On 18/01/17 07:08, Chunfeng Yun wrote:
usually, the reference clock comes from 26M oscillator directly,
but some SoCs are not, add it for compatibility.
Signed-off-by: Chunfeng Yun
---
drivers/usb/mtu3/mtu3.h |1 +
drivers/usb/mtu3/mtu3_plat.c | 21 +++--
2 files c
On 19/01/17 10:37, Greg Kroah-Hartman wrote:
On Wed, Jan 18, 2017 at 02:08:25PM +0800, Chunfeng Yun wrote:
add 26M reference clock for ssusb and xhci nodes
Signed-off-by: Chunfeng Yun
---
arch/arm64/boot/dts/mediatek/mt8173.dtsi |6 --
1 file changed, 4 insertions(+), 2 deletions(-)
On Sun, Jan 15, 2017 at 01:14:28PM +0100, Yegor Yefremov wrote:
> Fixes wrong spelled "pinctrl-bindings.txt" and "qcom-dwc3-usb-phy.txt"
> file names as also wrong specified "mt8173-mtu3.txt" file name.
>
> Signed-off-by: Yegor Yefremov
> ---
> Changes:
> v1 -> v2: add changelog text (Greg
Currently, only the PIO mode is supported.
This add support of CPPI 4.1 to DA8xx.
As the In DA8xx the CPPI 4.1 DMA is a part of the USB.
Create the CPPI 4.1 device as a child of USB.
Signed-off-by: Alexandre Bailon
---
drivers/usb/musb/Kconfig | 4 ++--
drivers/usb/musb/da8xx.c | 35 +++
This series update MUSB driver to add DMA support to DA8xx.
It should be applied on top of
"[PATCH v3 0/3] usb: musb: cppi41: Add a way to manage DMA irq" but
"[PATCH v3 0/3] dmaengine: cppi41: Add dma support to da8xx" and
"[PATCH] arm: davinci: Make the usb20 clock available to PM runtime"
are re
DA8xx driver is registering and using the CPPI 3.0 DMA controller but
actually, the DA8xx has a CPPI 4.1 DMA controller.
Remove the CPPI 3.0 quirk and methods.
Fixes: f8e9f34f80a2 ("usb: musb: Fix up DMA related macros")
Fixes: 7f6283ed6fe8 ("usb: musb: Set up function pointers for DMA")
Signed-of
In the DA8xx, USB and CPPI 4.1 are sharing the same interrupt line.
Update the driver to request a shared irq.
Signed-off-by: Alexandre Bailon
---
drivers/usb/musb/musb_core.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/usb/musb/musb_core.c b/drivers/usb/musb/musb
The DMA may hung up if a teardown is initiated while an endpoint is still
active (Advisory 2.3.27 of DA8xx errata).
To workaround this issue, add a delay before to initiate the teardown.
Signed-off-by: Alexandre Bailon
---
drivers/usb/musb/da8xx.c | 2 +-
drivers/usb/musb/musb_core.h | 1
Add usb20 to the list of clock supported by PM runtime.
Signed-off-by: Alexandre Bailon
---
arch/arm/mach-davinci/pm_domain.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm/mach-davinci/pm_domain.c
b/arch/arm/mach-davinci/pm_domain.c
index 78eac2c..66471f2 100644
-
Currently, DA8xx doesn't support PM runtime.
In addition, the glue driver is managing the clock itself.
But the CPPI DMA needs to manage this clock too.
Add support to PM runtime and use the callback to enable / disable
the clock. And because the CPPI 4.1 is a child of Da8xx USB,
it will be able to
Vivek,
On 19/01/17 13:56, Vivek Gautam wrote:
> Hi,
>
>
> On Wed, Jun 22, 2016 at 2:00 PM, Roger Quadros wrote:
>
> Luckily hit this thread while checking about DRD role functionality for DWC3.
>
>> On 22/06/16 11:14, Felipe Balbi wrote:
>>>
>>> Hi,
>>>
>>> Roger Quadros writes:
This adds the CPPI 4.1 DMA controller to the USB OTG controller.
Changes since v2:
- Fixed the the property reg-names (had glue register defined)
- Removed few useless property
Signed-off-by: Alexandre Bailon
---
arch/arm/boot/dts/da850.dtsi | 25 +
1 file changed, 25 in
On 01/19/2017 02:35 AM, Greg KH wrote:
> On Fri, Jan 13, 2017 at 04:38:32PM -0700, Shuah Khan wrote:
>> Update USB/IP driver location in README.
>>
>> Signed-off-by: Shuah Khan
>> Reviewed-by: Krzysztof Opasiak
>> ---
>> tools/usb/usbip/README | 2 +-
>> 1 file changed, 1 insertion(+), 1 deletio
On Thursday 19 January 2017 07:39 PM, Alexandre Bailon wrote:
> Add usb20 to the list of clock supported by PM runtime.
>
> Signed-off-by: Alexandre Bailon
> ---
> arch/arm/mach-davinci/pm_domain.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/arm/mach-davinci/pm
On Wed, Jan 18, 2017 at 04:09:32AM +0800, Chen-Yu Tsai wrote:
> Hi,
>
> On Wed, Jan 18, 2017 at 4:06 AM, Maxime Ripard
> wrote:
> > On Wed, Jan 18, 2017 at 12:57:08AM +0800, Icenowy Zheng wrote:
> >>
> >>
> >> 17.01.2017, 16:06, "Maxime Ripard" :
> >> > On Tue, Jan 17, 2017 at 03:14:46AM +0800, I
* Bin Liu [170118 19:42]:
> On Wed, Jan 18, 2017 at 06:29:59PM -0800, Tony Lindgren wrote:
> > At least with the cppi41 dma, size 1 in dma transfers will just wait
>
> In which case do you see the size 1 transfer? using testusb?
>
> > until the device is disconnected. This causes timeouts in cpp
On 01/19/2017 03:48 PM, Sekhar Nori wrote:
> On Thursday 19 January 2017 07:39 PM, Alexandre Bailon wrote:
>> Add usb20 to the list of clock supported by PM runtime.
>>
>> Signed-off-by: Alexandre Bailon
>> ---
>> arch/arm/mach-davinci/pm_domain.c | 2 +-
>> 1 file changed, 1 insertion(+), 1 dele
Hi Roger,
On 2017-01-19 17:45, Roger Quadros wrote:
Vivek,
On 19/01/17 13:56, Vivek Gautam wrote:
Hi,
On Wed, Jun 22, 2016 at 2:00 PM, Roger Quadros wrote:
Luckily hit this thread while checking about DRD role functionality
for DWC3.
On 22/06/16 11:14, Felipe Balbi wrote:
Hi,
Roger
* Bin Liu [170119 07:14]:
> On Thu, Jan 19, 2017 at 07:04:57AM -0800, Tony Lindgren wrote:
> > * Bin Liu [170118 19:42]:
> > > On Wed, Jan 18, 2017 at 06:29:59PM -0800, Tony Lindgren wrote:
> > > > At least with the cppi41 dma, size 1 in dma transfers will just wait
> > >
> > > In which case do
On 01/19/2017 03:08 PM, Alexandre Bailon wrote:
> Currently, only the PIO mode is supported.
> This add support of CPPI 4.1 to DA8xx.
> As the In DA8xx the CPPI 4.1 DMA is a part of the USB.
> Create the CPPI 4.1 device as a child of USB.
>
> Signed-off-by: Alexandre Bailon
> ---
> drivers/usb/m
Hi Johan,
> And keep the current modem-control-signal polarity. What are the levels
> of these signals when coming out of reset (i.e. after having connected
> the device, but not opened it yet)?
Thanks.
RTS is low (0V) after plugging the device in.
Regards,
Maksim.
--
To unsubscribe from this li
On 01/19/2017 05:08 PM, Alexandre Bailon wrote:
Currently, only the PIO mode is supported.
This add support of CPPI 4.1 to DA8xx.
As the In DA8xx the CPPI 4.1 DMA is a part of the USB.
Create the CPPI 4.1 device as a child of USB.
Signed-off-by: Alexandre Bailon
---
drivers/usb/musb/Kconfig |
On 01/19/2017 05:08 PM, Alexandre Bailon wrote:
Currently, DA8xx doesn't support PM runtime.
In addition, the glue driver is managing the clock itself.
But the CPPI DMA needs to manage this clock too.
Add support to PM runtime and use the callback to enable / disable
the clock.
I think this
* Tony Lindgren [170119 07:57]:
> * Bin Liu [170119 07:14]:
> > On Thu, Jan 19, 2017 at 07:04:57AM -0800, Tony Lindgren wrote:
> > > * Bin Liu [170118 19:42]:
> > > > On Wed, Jan 18, 2017 at 06:29:59PM -0800, Tony Lindgren wrote:
> > > > > At least with the cppi41 dma, size 1 in dma transfers wi
On 01/19/2017 09:08 AM, Alexandre Bailon wrote:
> On 01/19/2017 03:48 PM, Sekhar Nori wrote:
>> On Thursday 19 January 2017 07:39 PM, Alexandre Bailon wrote:
>>> Add usb20 to the list of clock supported by PM runtime.
>>>
>>> Signed-off-by: Alexandre Bailon
>>> ---
>>> arch/arm/mach-davinci/pm_
* Alexandre Bailon [170119 06:09]:
> The DMA may hung up if a teardown is initiated while an endpoint is still
> active (Advisory 2.3.27 of DA8xx errata).
> To workaround this issue, add a delay before to initiate the teardown.
>
> Signed-off-by: Alexandre Bailon
> ---
> drivers/usb/musb/da8xx.
* Alexandre Bailon [170119 02:38]:
> - Make CPPI 4.1 driver compatible with old and new binddings.
Thanks for fixing that, that removes a dependency with the dts
changes.
Regards,
Tony
--
To unsubscribe from this list: send the line "unsubscribe linux-usb" in
the body of a message to majord...@
Commit fdea2d09b997 ("dmaengine: cppi41: Add basic PM runtime support")
added runtime PM support for cppi41, but had corner case issues. Some of
the issues were fixed with commit 098de42ad670 ("dmaengine: cppi41: Fix
unpaired pm runtime when only a USB hub is connected"). That fix however
caused a
Hi all,
I'm using v4 naming here as the earlier patch "dmaengine: cppi41: Add dma
support to da8xx" has been separated from the error -115 issue. We've
identified so far three musb and cppi41 regressions:
1. Error -71 regression with musb
This is not dma related, and fixed with recently poste
Commit fdea2d09b997 ("dmaengine: cppi41: Add basic PM runtime support")
together with recent MUSB changes allowed USB and DMA on BeagleBone to idle
when no cable is connected. But looks like few corner case issues still
remain.
Looks like just by re-plugging USB cable about ten or so times on Beag
* Bin Liu [170119 09:16]:
> On Thu, Jan 19, 2017 at 08:15:45AM -0800, Tony Lindgren wrote:
> > * Tony Lindgren [170119 07:57]:
> > > * Bin Liu [170119 07:14]:
> > > > On Thu, Jan 19, 2017 at 07:04:57AM -0800, Tony Lindgren wrote:
> > > > > * Bin Liu [170118 19:42]:
> > > > > > On Wed, Jan 18, 2
On 01/19/2017 07:15 AM, Shuah Khan wrote:
> On 01/19/2017 02:35 AM, Greg KH wrote:
>> On Fri, Jan 13, 2017 at 04:38:32PM -0700, Shuah Khan wrote:
>>> Update USB/IP driver location in README.
>>>
>>> Signed-off-by: Shuah Khan
>>> Reviewed-by: Krzysztof Opasiak
>>> ---
>>> tools/usb/usbip/README |
On Thu, Jan 19, 2017 at 08:15:45AM -0800, Tony Lindgren wrote:
> * Tony Lindgren [170119 07:57]:
> > * Bin Liu [170119 07:14]:
> > > On Thu, Jan 19, 2017 at 07:04:57AM -0800, Tony Lindgren wrote:
> > > > * Bin Liu [170118 19:42]:
> > > > > On Wed, Jan 18, 2017 at 06:29:59PM -0800, Tony Lindgren
On Tue, Jan 17, 2017 at 01:35:07PM +0530, Raviteja Garimella wrote:
> This patch adds device tree bindings documentation for Synopsys
> USB device controller platform driver.
Bindings describe h/w, not drivers.
>
> Signed-off-by: Raviteja Garimella
> ---
> .../devicetree/bindings/usb/snps,dw-ah
On 01/19/2017 05:49 PM, Grygorii Strashko wrote:
> On 01/19/2017 09:08 AM, Alexandre Bailon wrote:
>> On 01/19/2017 03:48 PM, Sekhar Nori wrote:
>>> On Thursday 19 January 2017 07:39 PM, Alexandre Bailon wrote:
Add usb20 to the list of clock supported by PM runtime.
Signed-off-by: Al
On Thu, Jan 19, 2017 at 07:04:57AM -0800, Tony Lindgren wrote:
> * Bin Liu [170118 19:42]:
> > On Wed, Jan 18, 2017 at 06:29:59PM -0800, Tony Lindgren wrote:
> > > At least with the cppi41 dma, size 1 in dma transfers will just wait
> >
> > In which case do you see the size 1 transfer? using test
Requests for out endpoint are allocated in bind() function
but never released.
This commit ensures that all pending requests are released
when we disable out endpoint.
Fixes: 99c515005857 ("usb: gadget: hidg: register OUT INT endpoint for
SET_REPORT")
Cc: sta...@vger.kernel.org
Signed-off-by: Kr
Since commit ba1582f22231 ("usb: gadget: f_hid: use alloc_ep_req()")
we cannot allocate any requests in bind() as we check if we should
align request buffer based on endpoint descriptor which is assigned
in set_alt().
Allocating request in bind() function causes a NULL pointer
dereference.
This c
As IN request has to be allocated in set_alt() and released in
disable() we cannot use mutex to protect it as we cannot sleep
in those funcitons. Let's replace this mutex with a spinlock.
Cc: sta...@vger.kernel.org
Signed-off-by: Krzysztof Opasiak
---
drivers/usb/gadget/function/f_hid.c | 57 +++
When we unlock our spinlock to copy data to user we may get
disabled by USB host and free the whole list of completed out
requests including the one from which we are copying the data
to user memory.
To prevent from this let's remove our working element from
the list and place it back only if ther
On Thu, Jan 19, 2017 at 02:21:26PM +0200, Mathias Nyman wrote:
> Hi Greg
>
> This series by Arnd Bergmann was originally six patches, but last two of
> them were already taken to 4.10. Without the rest of them there will
> be a regression in 4.10.
Is it really a regression? I thought this had ne
On Tue, Jan 17, 2017 at 02:12:37PM -0200, Bruno Herrera wrote:
> This patch adds the documentation for STM32F4x9 USB OTG FS/HS compatible
> strings.
>
> Signed-off-by: Bruno Herrera
> ---
> Documentation/devicetree/bindings/usb/dwc2.txt | 4
> 1 file changed, 4 insertions(+)
Acked-by: Rob
On 01/19/2017 02:44 AM, Raviteja Garimella wrote:
> Hi,
>
> On Thu, Jan 19, 2017 at 12:15 AM, Florian Fainelli
> wrote:
>> On 01/17/2017 12:05 AM, Raviteja Garimella wrote:
>>> This patch splits the amd5536udc driver into two -- one that does
>>> pci device registration and the other file that d
Hi Rob,
On 17-01-19 09:36 AM, Rob Herring wrote:
On Tue, Jan 17, 2017 at 01:35:07PM +0530, Raviteja Garimella wrote:
This patch adds device tree bindings documentation for Synopsys
USB device controller platform driver.
Bindings describe h/w, not drivers.
Signed-off-by: Raviteja Garimella
On 01/13/2017 07:20 AM, Russell King - ARM Linux wrote:
> This series cleans up phylib's MMD accessors, so that we have a common
> way of accessing the Clause 45 register set.
>
> The current situation is far from ideal - we have phy_(read|write)_mmd()
> which accesses Clause 45 registers over Cla
On 01/19/2017 11:30 AM, Scott Branden wrote:
> Hi Rob,
>
> On 17-01-19 09:36 AM, Rob Herring wrote:
>> On Tue, Jan 17, 2017 at 01:35:07PM +0530, Raviteja Garimella wrote:
>>> This patch adds device tree bindings documentation for Synopsys
>>> USB device controller platform driver.
>>
>> Bindings d
- DWC_USB3_NUM indicates the number of Device mode single directional
endpoints, including OUT and IN endpoint 0.
- DWC_USB3_NUM_IN_EPS indicates the maximum number of Device mode IN
endpoints active at any time, including control endpoint 0.
It's possible to configure RTL such that DWC_USB3_
On 01/19/2017 02:13 PM, Alexandre Bailon wrote:
The DA8xx has a CPPI 4.1 DMA controller.
This is add the glue layer required to make it work on DA8xx.
Signed-off-by: Alexandre Bailon
---
drivers/dma/Kconfig | 6 +++---
drivers/dma/cppi41.c | 24
2 files changed, 27
On Thu, Jan 19, 2017 at 11:42:47AM -0800, Florian Fainelli wrote:
> On 01/13/2017 07:20 AM, Russell King - ARM Linux wrote:
> > This series cleans up phylib's MMD accessors, so that we have a common
> > way of accessing the Clause 45 register set.
> >
> > The current situation is far from ideal -
Hi Florian,
On 17-01-19 11:40 AM, Florian Fainelli wrote:
On 01/19/2017 11:30 AM, Scott Branden wrote:
Hi Rob,
On 17-01-19 09:36 AM, Rob Herring wrote:
On Tue, Jan 17, 2017 at 01:35:07PM +0530, Raviteja Garimella wrote:
This patch adds device tree bindings documentation for Synopsys
USB devi
Hi,
Bryan O'Donoghue writes:
> - DWC_USB3_NUM indicates the number of Device mode single directional
> endpoints, including OUT and IN endpoint 0.
>
> - DWC_USB3_NUM_IN_EPS indicates the maximum number of Device mode IN
> endpoints active at any time, including control endpoint 0.
>
> It's p
On 01/19/2017 12:07 PM, Scott Branden wrote:
> Hi Florian,
>
> On 17-01-19 11:40 AM, Florian Fainelli wrote:
>> On 01/19/2017 11:30 AM, Scott Branden wrote:
>>> Hi Rob,
>>>
>>> On 17-01-19 09:36 AM, Rob Herring wrote:
On Tue, Jan 17, 2017 at 01:35:07PM +0530, Raviteja Garimella wrote:
> T
Thanks for the quick feedback Felipe, appreciated, I'll take on-board
those changes.
---
bod
--
To unsubscribe from this list: send the line "unsubscribe linux-usb" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
On 1/19/2017 12:17 PM, Florian Fainelli wrote:
> On 01/19/2017 12:07 PM, Scott Branden wrote:
>> Hi Florian,
>>
>> On 17-01-19 11:40 AM, Florian Fainelli wrote:
>>> On 01/19/2017 11:30 AM, Scott Branden wrote:
Hi Rob,
On 17-01-19 09:36 AM, Rob Herring wrote:
> On Tue, Jan 17, 2
On 17-01-19 01:55 PM, Ray Jui wrote:
On 1/19/2017 12:17 PM, Florian Fainelli wrote:
On 01/19/2017 12:07 PM, Scott Branden wrote:
Hi Florian,
On 17-01-19 11:40 AM, Florian Fainelli wrote:
On 01/19/2017 11:30 AM, Scott Branden wrote:
Hi Rob,
On 17-01-19 09:36 AM, Rob Herring wrote:
On Tu
On 1/19/2017 12:17 PM, Felipe Balbi wrote:
>
> Hi,
>
> Bryan O'Donoghue writes:
>> - DWC_USB3_NUM indicates the number of Device mode single directional
>> endpoints, including OUT and IN endpoint 0.
>>
>> - DWC_USB3_NUM_IN_EPS indicates the maximum number of Device mode IN
>> endpoints active
1 - 100 of 115 matches
Mail list logo