Got it. Then I'm resending the patch, and looking forward to your replay.
Peace and love,
Raz
-Original Message-
From: Greg Kroah-Hartman [mailto:gre...@linuxfoundation.org]
Sent: Thursday, February 2, 2017 3:46 PM
To: Raz Manor
Cc: Alan Stern ; Linus Torvalds
; USB list ; Felipe
Balb
On Wed, 2017-01-25 at 00:23 +0100, Matthias Brugger wrote:
>
> On 01/20/2017 03:20 AM, Chunfeng Yun wrote:
> > On Thu, 2017-01-19 at 13:22 +0100, Matthias Brugger wrote:
> >>
> >> On 18/01/17 07:08, Chunfeng Yun wrote:
> >>> usually, the reference clock comes from 26M oscillator directly,
> >>> bu
On Mon, 2017-01-23 at 08:02 -0600, Rob Herring wrote:
> On Sat, Jan 21, 2017 at 7:49 PM, Chunfeng Yun
> wrote:
> > Hi,
> >
> > On Sat, 2017-01-21 at 14:11 -0600, Rob Herring wrote:
> >> On Wed, Jan 18, 2017 at 02:08:27PM +0800, Chunfeng Yun wrote:
> >> > add a reference clock for compatibility
>
Hi Robert,
On 26 January 2017 at 01:30, Robert Foss wrote:
> Looks good to me.
>
> Feel free to add my r-b.
OK, thanks for your reviewing.
--
Baolin.wang
Best Regards
--
To unsubscribe from this list: send the line "unsubscribe linux-usb" in
the body of a message to majord...@vger.kernel.org
M
Hi Mathias,
On 31 January 2017 at 21:14, Mathias Nyman
wrote:
> On 16.01.2017 12:56, Baolin Wang wrote:
>>
>> Hi Mathias,
>
>
> Hi
>
> Sorry about the long review delay
> CC Alan in case my pm assumptions need to be corrected
>
>
>>
>> On 13 December 2016 at 15:49, Baolin Wang wrote:
>>>
>>> Ena
Hi,
On 31 January 2017 at 22:09, Tomasz Medrek
wrote:
> From: Chuansheng Liu
>
> Currently, in "for (epnum = 2; epnum < DWC3_ENDPOINTS_NUM; epnum++)",
> it is waiting the DWC3_EP_END_TRANSFER_PENDING flag to be 0 which is
> cleared in dwc3_endpoint_interrupt(). However, before that,the dwc3 irq
On Wed, Jan 25, 2017 at 11:17:09AM +0100, Alexandre Bailon wrote:
> Despite the CPPI 4.1 is a generic DMA, it is tied to USB.
> On the DSPS, CPPI 4.1 interrupt's registers are in USBSS (the MUSB glue).
> Currently, to enable / disable and clear interrupts, the CPPI 4.1 driver
> maps and accesses to
Sorry to reformat the graph.
On 2017/2/6 9:40, Frank Wang wrote:
Hi Heiko,
On 2017/2/5 17:41, Heiko Stuebner wrote:
Hi Frank,
Am Sonntag, 5. Februar 2017, 10:51:00 CET schrieb Frank Wang:
The original posting on Jan 19th have not received any responses, so I
resend them.
The Current default
Hi Heiko,
On 2017/2/5 17:41, Heiko Stuebner wrote:
Hi Frank,
Am Sonntag, 5. Februar 2017, 10:51:00 CET schrieb Frank Wang:
The original posting on Jan 19th have not received any responses, so I
resend them.
The Current default dwc2 just handle one clock named otg, however, it may
have two or
Dne 4.2.2017 v 23:42 Robert Jarzmik napsal(a):
> Petr Cvek writes:
>
>> Setting the UVC gadget with configfs and then reloading UDC controler driver
>> (pxa27x_udc) causes kernel to fail.
>>
>> UDC subsystem was patched only in decreasing maxpacket size for UVC, addition
>> of more predefined end
On Fri 2017-02-03 08:30:48, Tony Lindgren wrote:
> * Pavel Machek [170203 00:00]:
> > Hi!
> >
> > > On Fri, Jan 27, 2017 at 10:55:12PM +0100, Pavel Machek wrote:
> > > > Ok, I can try. But so far even -rc1 is a lot of fun. But... I consider
> > > > phone calls core feature of a phone. I'd very mu
On 01/30/2017 04:49 AM, Heikki Krogerus wrote:
The USB Type-C class is meant to provide unified interface to the
userspace to present the USB Type-C ports in a system.
Just realized that I never replied.
For the series:
Tested-by: Guenter Roeck
Changes since v15:
- "stingification" as pro
From: Wei Yongjun
There is a error message within devm_ioremap_resource
already, so remove the dev_err call to avoid redundant
error message.
Signed-off-by: Wei Yongjun
---
drivers/usb/mtu3/mtu3_plat.c | 4 +---
1 file changed, 1 insertion(+), 3 deletions(-)
diff --git a/drivers/usb/mtu3/mtu3
+linux-usb list
On Sun, Feb 05, 2017 at 05:42:50PM +0530, Vinod Koul wrote:
> On Sun, Feb 05, 2017 at 05:40:46PM +0530, Vinod Koul wrote:
> > On Mon, Jan 23, 2017 at 06:24:47PM +0100, Alexandre Bailon wrote:
> > > Most of the patch of this series were part of
> > > "[PATCH 00/11] dmaengine: cppi41
Hi Frank,
Am Sonntag, 5. Februar 2017, 10:51:00 CET schrieb Frank Wang:
> The original posting on Jan 19th have not received any responses, so I
> resend them.
>
> The Current default dwc2 just handle one clock named otg, however, it may
> have two or more clock need to manage for some new SoCs(s
15 matches
Mail list logo