Hello,
I'm using the pcchips m758lmr+ motherboard. I have browsed through the
CVS code, and I see that it loads up support for the SiS630s chipset.
Also, on the board though, there is a IT8705F (from ITE) which acts as a
superio and thermal/voltage stats. (The IT8705F has some of the simple
funct
Whoops.
Please disregard the last message I sent about the ITE IT8705F. I just
realized the SiS950 is the same thing and it is right there in the CVS.
- James Alton
- [EMAIL PROTECTED]
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermati
About that last email I sent regarding the IT8705F and the SiS950,
someone should add a directory freebios/src/superio/ITE/it8705f with a
README explaining that the chipset is supported by
freebios/src/superio/sis/950 (They are an identical chip, the SiS950 is
actually a IT8705F clone.)
This woul
Hi,
Can anyone tell me what is the maximum flash size supported by the vt8231 ?
Thnaks !
Yves
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
Ronald G Minnich <[EMAIL PROTECTED]> writes:
> On Thu, 31 Oct 2002, Kevin Hester wrote:
>
> > I recall reading a white paper about Linuxbios and patches so that the kernel
> > can boot other kernels? Does anyone know where this code is? I've poked
> > around with no luck.
>
> just go with kexe
I have a e7500 with 82801CA. Before running the lastest flash_rom, I
run 'setpci -d 8086:2480 4e.b=1' to enable bios write. Although flash_rom sees
the flash, it fails to erase. Any idea? Or is there other way to flash it?
-Andrew
--
Andrew Ip
Email: [EMAIL PROTECTED]
Tel:(852)
Greetings,
Which board are you using? The setpci enebles writes in the chipset, but
the 82801ca has erase/write protect pins as well that are usually wired to
a GPIO line from the superio or to a jumper.
G'day,
sjames
On Fri, 1 Nov 2002, Andrew Ip wrote:
>
> I have a e7500 with 82801
4MB (as in bytes, not bits ;-))
If you are using an off the shelf motherboard, it is unlikely all of these
address bits are pulled out to a socket.
On Friday 01 November 2002 04:19, Yves Godin wrote:
> Hi,
> Can anyone tell me what is the maximum flash size supported by the vt8231
> ?
>
>
On Fri, 1 Nov 2002, Kevin Hester wrote:
> 4MB (as in bytes, not bits ;-))
>
> If you are using an off the shelf motherboard, it is unlikely all of these
> address bits are pulled out to a socket.
On the motherboards we have only 18 bits came out, and I had to wire in
bit 19 myself. DoC fixed
On Wednesday 30 October 2002 17:44, Steve M. Gehlbach wrote:
> > > Aren't the bios chips soldered down on some of these boards? I
> >
> > was wondering
> >
> > > what alternatives you have, short of unsoldering the chip and finding a
> > > programmer, if something goes wrong in the flashing process
On 1 Nov 2002, James Alton wrote:
> Hello,
>
> I'm using the pcchips m758lmr+ motherboard. I have browsed through the
> CVS code, and I see that it loads up support for the SiS630s chipset.
> Also, on the board though, there is a IT8705F (from ITE) which acts as a
> superio and thermal/voltage st
If you tried to send me mail and it bounced, try again.
I've hit a snag with 2.4.19 and the natsemi chip on the geode cards. It
looks like a bug in 2.4.19 to me.
The scenario is this: PCM 5823-A2, using linuxbios and etherboot. I
etherboot 2.4.17, and get this at PCI config
Linux version 2.4
On Fri, Nov 01, 2002 at 02:12:28PM -0500, GNUOrder wrote:
> > The main point of my question, though, was if anyone was aware of another
> > way to program the flash short of unsoldering it. I wasn't aware of any,
> > and maybe it seemed like a silly question, but if the mobo mfrs would start
> > u
On Fri 25 Oct, Deprun, Jean-Francois wrote:
> Hi,
>
> After the lart project, I would like to know if some one has done a board
> with SA1110
There is Balloon, involving some of the same people. Hardware design by
Steve Wiseman, Linux port by Nick Bane, sponsored by Toby Churchill. Open
hardware
Hello everyone!
I would like to get my ECS K7S5A working with linuxbios! I noticed that this
board in not in the list of supported mainboards, so is there any way I can
help you guys to support it without destroying it?
Anyways, this is what lspci says:
00:00.0 Host bridge: Silicon Integrated S
On Wed, Oct 30, 2002 at 02:44:02PM -0800, Steve M. Gehlbach wrote:
>For the EPIA, if you
> bongo the PLCC (socketed), you'll need another PLCC bios mobo to fix it and
> hot swapping a PLCC has got to require a deft touch.
Hi Steve,
It should be possible to use the Bios Savior product
(http://www.
It's a 2.4.19 change, I call it a bug, but maybe they had some reason?
2.4.19 code:
/*
* Cyrix: nibble offset 0x5C
*/
static int pirq_cyrix_get(struct pci_dev *router, struct pci_dev *dev, int
pirq)
{
return read_config_nybble(router, 0x5C, (pirq-1)^1);
}
static int pirq_cyrix_set(st
On Tue, 29 Oct 2002 14:25:19 + (GMT)
Wookey <[EMAIL PROTECTED]> wrote:
Didnt expect to see you here...
hi :)
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
18 matches
Mail list logo
