not as I know of, but there is $150 Altera devKit PCI card, which
clearly could do the trick, and some more !
http://www.altera.com/products/devkits/altera/kit-maxii-1270.html
even a bare proto card can easily cost $40-60 these days. though DIY
cost maybe $20
would one have to add little
Hi Ron,
I'm not sure about the existence of such a card. I used to hack an unused
PCI Expansion Card (Adaptec SCSI Controller) to place my self-made code
http://www.geocities.com/mamanzip/Articles/Low_Cost_Embedded_x86_Teaching_Tool.html.
Maybe such approach can be used. Nonetheless, it means
Maybe the following card is of some use:
http://www.uxd.nl/en/pages/producten/hardware/phdpci2.html
As for the cost, maybe it's better to use the Altera MAX II proposed by Quux
On 4/29/07, Darmawan Salihun [EMAIL PROTECTED] wrote:
Hi Ron,
I'm not sure about the existence of such a card. I
ron minnich wrote:
So, are there proto cards out there with nothing but a flash part on them?
There are cheap ~$15 SCSI cards around and also PCI media card readers
for ~$30.
If the ROM's on NIC's show up during boot, then cards are available for
under $5. But I don't recall any of them
Hi guys,
Is there any implementation of Cache as RAM in the current LinuxBIOS
code (it's version 2 at the moment, right?) for processor other than K8
(Opteron/Athlon64 family)? I've just grepped through the code and can spot
supports for K8 platforms.
Anyway, I've got this conversation
thank you for your posting, Darmawan.
do you think that PCI expansion ROM may be useful during the developing
phase in order to avoid soldering as on an GA M57sli mobo ?
Eventually it does not make much sense anymore, when the LinuxBIOS code
is verified to work. But before that it allows quick
On Sat, Apr 28, 2007 at 03:11:19PM +0200, Quux wrote:
do you think that PCI expansion ROM may be useful during the
developing phase in order to avoid soldering as on an GA M57sli
mobo ?
Not an expansion ROM, that suggests the ROM is part of a PCI
expansion card (sound card, networking card,
On 4/28/07, Peter Stuge [EMAIL PROTECTED] wrote:
On Sat, Apr 28, 2007 at 03:11:19PM +0200, Quux wrote:
do you think that PCI expansion ROM may be useful during the
developing phase in order to avoid soldering as on an GA M57sli
mobo ?
Not an expansion ROM, that suggests the ROM is part of
Hi,
side note: could you try sending emails in ascii or utf8? It is hard for
many on this list to read this mail otherwise..
I am trying to implement CAR on VIA C3 / C7 cpu.
good!
After DRAM initialization, resetting the CACHE and switching the stack
to DRAM, the system will hang. How can
I am trying to implement CAR on VIA C3 / C7 cpu.
AfterDRAM initialization,resetting the CACHEand switching the stack to DRAM, the system will hang. How can i do? Any suggestions?
VIA C3/C7 cpu
64k L1 Data Cache, 64K L1 Instruction Cache
128K L2 Cache with 32-way set associativity
Hi,
When using cache as ram how can i ensure that the data in cache can not be swapped out?
Regards
Jiangbo.W
--
linuxbios mailing list
linuxbios@linuxbios.org
http://www.openbios.org/mailman/listinfo/linuxbios
what is your CPU?
YH
On 10/26/06, Jiangbo W [EMAIL PROTECTED] wrote:
Hi,
When using cache as ram how can i ensure that the data in cache can not be
swapped out?
Regards
Jiangbo.W
--
linuxbios mailing list
linuxbios@linuxbios.org
http://www.openbios.org/mailman/listinfo/linuxbios
Hi Jiangbo,
On Thursday 26 October 2006 10:19, Jiangbo W wrote:
When using cache as ram how can i ensure that the data in cache can not be
swapped out?
From an old i486 datasheet I got this. And it works on my i486. Maybe it also
works on other x86 CPUs.
[...]
; Trash all the cache entries,
When using cache as ram how can i ensure that the data in cache can
not be swapped out?
The most generic way is to just not access any cacheable space
that isn't in the cache yet.
Segher
--
linuxbios mailing list
linuxbios@linuxbios.org
http://www.openbios.org/mailman/listinfo/linuxbios
On Thu, 2006-10-26 at 16:19 +0800, Jiangbo W wrote:
Hi,
When using cache as ram how can i ensure that the data in cache can
not be swapped out?
The key (very confusing though) is the cache is actually disabled when
CAR is working. This prevents the data been flushed back to the main
I have sent Eswar's slides from last year's summit to stefan for posting on the web page.
it turns out cache disable doesn't really mean cache disable -- that's the confusing part.
thanks
ron
--
linuxbios mailing list
linuxbios@linuxbios.org
http://www.openbios.org/mailman/listinfo/linuxbios
* ron minnich [EMAIL PROTECTED] [061026 21:20]:
I have sent Eswar's slides from last year's summit to stefan for posting on
the
web page.
They're on the documentation page in the papers section.
Stefan
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761
17 matches
Mail list logo