On Thu, Sep 18, 2008 at 05:25:14AM +1000, [EMAIL PROTECTED] wrote:
Mailing list removal confirmation notice for mailing list Linuxppc-dev
We have received a request for the removal of your email address,
[EMAIL PROTECTED] from the linuxppc-dev@ozlabs.org mailing list.
To confirm that you
On Thu, Sep 18, 2008 at 05:25:14AM +1000, [EMAIL PROTECTED] wrote:
Mailing list removal confirmation notice for mailing list Linuxppc-dev
We have received a request for the removal of your email address,
[EMAIL PROTECTED] from the linuxppc-dev@ozlabs.org mailing list.
To confirm that you
On Fri, Jul 18, 2008 at 08:35:36AM -0500, Kumar Gala wrote:
Since OLS is next week I figured I see who around here is going.
I'm always interested in putting faces to names and having a lively
discussions over beer.
So if your headed to OLS respond to this thread and maybe we'll have an
On Sun, Nov 25, 2007 at 11:41:01AM -0800, Robin H. Johnson wrote:
I was looking around for a description of the ROM layout, and instead I
found this: http://developer.apple.com/technotes/tn/tn2000.html
It was relevant because it explicitly mentioned enabling the
PCI_COMMAND_MEMORY bit
On Mon, Nov 26, 2007 at 11:33:00AM -0500, Jon Smirl wrote:
Did you check out the cards on x86 and ascertain that they have the
standard PCI header in them? 55 AA All PCI ROMs are supposed to
have that. If they are missing that the size code in the rom.c isn't
going to work right.
See my
Following up from initial conversation with benh in #ppc64, I did a bit
of testing (and then a bit more).
Two PCIe cards for my testing:
a) sata_sil24 eSATA (x86 BIOS)
b) ATI X700 graphics (x86 BIOS)
I put the card into an amd64 box, found the relevant 'rom' node ($ROM) under
/sys/device/pci*,
