From: Nicolai Hähnle <nicolai.haeh...@amd.com>
So that it gets compiled and emitted only once, saving space is the final
binary.
---
src/gallium/drivers/r600/r600_isa.c | 283 +++++++++++++++++++++++++-
src/gallium/drivers/r600/r600_isa.h | 279 +------------------------
src/gallium/drivers/r600/sb/sb_bc_decoder.cpp | 6 +-
3 files changed, 291 insertions(+), 277 deletions(-)
diff --git a/src/gallium/drivers/r600/r600_isa.c
b/src/gallium/drivers/r600/r600_isa.c
index 4dd2991..044f45c 100644
--- a/src/gallium/drivers/r600/r600_isa.c
+++ b/src/gallium/drivers/r600/r600_isa.c
@@ -27,6 +27,273 @@
#include "r600_pipe.h"
#include "r600_isa.h"
+const struct alu_op_info r600_alu_op_table[] = {
+ {"ADD", 2, { 0x00, 0x00 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
+ {"MUL", 2, { 0x01, 0x01 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
+ {"MUL_IEEE", 2, { 0x02, 0x02 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
+ {"MAX", 2, { 0x03, 0x03 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
+ {"MIN", 2, { 0x04, 0x04 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
+ {"MAX_DX10", 2, { 0x05, 0x05 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_DX10 },
+ {"MIN_DX10", 2, { 0x06, 0x06 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_DX10 },
+ {"SETE", 2, { 0x08, 0x08 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_E },
+ {"SETGT", 2, { 0x09, 0x09 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GT },
+ {"SETGE", 2, { 0x0A, 0x0A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GE },
+ {"SETNE", 2, { 0x0B, 0x0B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_NE },
+ {"SETE_DX10", 2, { 0x0C, 0x0C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_E | AF_DX10 | AF_INT_DST },
+ {"SETGT_DX10", 2, { 0x0D, 0x0D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GT | AF_DX10 | AF_INT_DST },
+ {"SETGE_DX10", 2, { 0x0E, 0x0E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GE | AF_DX10 | AF_INT_DST },
+ {"SETNE_DX10", 2, { 0x0F, 0x0F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_NE | AF_DX10 | AF_INT_DST },
+ {"FRACT", 1, { 0x10, 0x10 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
+ {"TRUNC", 1, { 0x11, 0x11 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
+ {"CEIL", 1, { 0x12, 0x12 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
+ {"RNDNE", 1, { 0x13, 0x13 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
+ {"FLOOR", 1, { 0x14, 0x14 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
+ {"ASHR_INT", 2, { 0x70, 0x15 },{ AF_S,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
+ {"LSHR_INT", 2, { 0x71, 0x16 },{ AF_S,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
+ {"LSHL_INT", 2, { 0x72, 0x17 },{ AF_S,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
+ {"MOV", 1, { 0x19, 0x19 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
+ {"ALU_NOP", 0, { 0x1A, 0x1A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
+ {"PRED_SETGT_UINT", 2, { 0x1E, 0x1E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GT | AF_UINT_CMP },
+ {"PRED_SETGE_UINT", 2, { 0x1F, 0x1F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GE | AF_UINT_CMP },
+ {"PRED_SETE", 2, { 0x20, 0x20 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_E },
+ {"PRED_SETGT", 2, { 0x21, 0x21 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GT },
+ {"PRED_SETGE", 2, { 0x22, 0x22 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GE },
+ {"PRED_SETNE", 2, { 0x23, 0x23 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_NE },
+ {"PRED_SET_INV", 1, { 0x24, 0x24 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED },
+ {"PRED_SET_POP", 2, { 0x25, 0x25 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED },
+ {"PRED_SET_CLR", 0, { 0x26, 0x26 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED },
+ {"PRED_SET_RESTORE", 1, { 0x27, 0x27 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED },
+ {"PRED_SETE_PUSH", 2, { 0x28, 0x28 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_E },
+ {"PRED_SETGT_PUSH", 2, { 0x29, 0x29 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_GT },
+ {"PRED_SETGE_PUSH", 2, { 0x2A, 0x2A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_GE },
+ {"PRED_SETNE_PUSH", 2, { 0x2B, 0x2B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_NE },
+ {"KILLE", 2, { 0x2C, 0x2C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_E },
+ {"KILLGT", 2, { 0x2D, 0x2D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GT },
+ {"KILLGE", 2, { 0x2E, 0x2E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GE },
+ {"KILLNE", 2, { 0x2F, 0x2F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_NE },
+ {"AND_INT", 2, { 0x30, 0x30 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
+ {"OR_INT", 2, { 0x31, 0x31 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
+ {"XOR_INT", 2, { 0x32, 0x32 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
+ {"NOT_INT", 1, { 0x33, 0x33 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
+ {"ADD_INT", 2, { 0x34, 0x34 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
+ {"SUB_INT", 2, { 0x35, 0x35 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
+ {"MAX_INT", 2, { 0x36, 0x36 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
+ {"MIN_INT", 2, { 0x37, 0x37 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
+ {"MAX_UINT", 2, { 0x38, 0x38 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_UINT_DST },
+ {"MIN_UINT", 2, { 0x39, 0x39 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_UINT_DST },
+ {"SETE_INT", 2, { 0x3A, 0x3A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_E | AF_INT_DST | AF_INT_CMP },
+ {"SETGT_INT", 2, { 0x3B, 0x3B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GT | AF_INT_DST | AF_INT_CMP },
+ {"SETGE_INT", 2, { 0x3C, 0x3C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GE | AF_INT_DST | AF_INT_CMP },
+ {"SETNE_INT", 2, { 0x3D, 0x3D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_NE | AF_INT_DST | AF_INT_CMP },
+ {"SETGT_UINT", 2, { 0x3E, 0x3E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GT | AF_UINT_DST | AF_UINT_CMP },
+ {"SETGE_UINT", 2, { 0x3F, 0x3F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GE | AF_UINT_DST | AF_UINT_CMP },
+ {"KILLGT_UINT", 2, { 0x40, 0x40 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GT | AF_UINT_CMP },
+ {"KILLGE_UINT", 2, { 0x41, 0x41 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GE | AF_UINT_CMP },
+ {"PRED_SETE_INT", 2, { 0x42, 0x42 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_E | AF_INT_CMP },
+ {"PRED_SETGT_INT", 2, { 0x43, 0x43 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GT | AF_INT_CMP },
+ {"PRED_SETGE_INT", 2, { 0x44, 0x44 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GE | AF_INT_CMP },
+ {"PRED_SETNE_INT", 2, { 0x45, 0x45 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_NE | AF_INT_CMP },
+ {"KILLE_INT", 2, { 0x46, 0x46 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_E | AF_INT_CMP },
+ {"KILLGT_INT", 2, { 0x47, 0x47 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GT | AF_INT_CMP },
+ {"KILLGE_INT", 2, { 0x48, 0x48 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GE | AF_INT_CMP },
+ {"KILLNE_INT", 2, { 0x49, 0x49 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_NE | AF_INT_CMP },
+ {"PRED_SETE_PUSH_INT", 2, { 0x4A, 0x4A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_E | AF_INT_CMP },
+ {"PRED_SETGT_PUSH_INT", 2, { 0x4B, 0x4B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_GT | AF_INT_CMP },
+ {"PRED_SETGE_PUSH_INT", 2, { 0x4C, 0x4C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_GE | AF_INT_CMP },
+ {"PRED_SETNE_PUSH_INT", 2, { 0x4D, 0x4D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_NE | AF_INT_CMP },
+ {"PRED_SETLT_PUSH_INT", 2, { 0x4E, 0x4E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_LT | AF_INT_CMP },
+ {"PRED_SETLE_PUSH_INT", 2, { 0x4F, 0x4F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_LE | AF_INT_CMP },
+ {"FLT_TO_INT", 1, { 0x6B, 0x50 },{ AF_S,
AF_S, AF_V, AF_V}, AF_INT_DST | AF_CVT },
+ {"BFREV_INT", 1, { -1, 0x51 },{ 0,
0, AF_VS, AF_VS}, AF_INT_DST },
+ {"ADDC_UINT", 2, { -1, 0x52 },{ 0,
0, AF_VS, AF_VS}, AF_UINT_DST },
+ {"SUBB_UINT", 2, { -1, 0x53 },{ 0,
0, AF_VS, AF_VS}, AF_UINT_DST },
+ {"GROUP_BARRIER", 0, { -1, 0x54 },{ 0,
0, AF_VS, AF_VS}, 0 },
+ {"GROUP_SEQ_BEGIN", 0, { -1, 0x55 },{ 0,
0, AF_VS, 0}, 0 },
+ {"GROUP_SEQ_END", 0, { -1, 0x56 },{ 0,
0, AF_VS, 0}, 0 },
+ {"SET_MODE", 2, { -1, 0x57 },{ 0,
0, AF_VS, AF_VS}, 0 },
+ {"SET_CF_IDX0", 0, { -1, 0x58 },{ 0,
0, AF_VS, 0}, 0 },
+ {"SET_CF_IDX1", 0, { -1, 0x59 },{ 0,
0, AF_VS, 0}, 0 },
+ {"SET_LDS_SIZE", 2, { -1, 0x5A },{ 0,
0, AF_VS, AF_VS}, 0 },
+ {"MUL_INT24", 2, { -1, 0x5B },{ 0,
0, 0, AF_V}, AF_INT_DST | AF_24 },
+ {"MULHI_INT24", 2, { -1, 0x5C },{ 0,
0, 0, AF_V}, AF_INT_DST | AF_24 },
+ {"FLT_TO_INT_TRUNC", 1, { -1, 0x5D },{ 0,
0, 0, AF_V}, AF_INT_DST | AF_CVT},
+ {"EXP_IEEE", 1, { 0x61, 0x81 },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
+ {"LOG_CLAMPED", 1, { 0x62, 0x82 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
+ {"LOG_IEEE", 1, { 0x63, 0x83 },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
+ {"RECIP_CLAMPED", 1, { 0x64, 0x84 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
+ {"RECIP_FF", 1, { 0x65, 0x85 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
+ {"RECIP_IEEE", 1, { 0x66, 0x86 },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
+ {"RECIPSQRT_CLAMPED", 1, { 0x67, 0x87 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
+ {"RECIPSQRT_FF", 1, { 0x68, 0x88 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
+ {"RECIPSQRT_IEEE", 1, { 0x69, 0x89 },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
+ {"SQRT_IEEE", 1, { 0x6A, 0x8A },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
+ {"SIN", 1, { 0x6E, 0x8D },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
+ {"COS", 1, { 0x6F, 0x8E },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
+ {"MULLO_INT", 2, { 0x73, 0x8F },{ AF_S,
AF_S, AF_S, AF_4V}, AF_M_COMM | AF_INT_DST | AF_REPL},
+ {"MULHI_INT", 2, { 0x74, 0x90 },{ AF_S,
AF_S, AF_S, AF_4V}, AF_M_COMM | AF_INT_DST | AF_REPL},
+ {"MULLO_UINT", 2, { 0x75, 0x91 },{ AF_S,
AF_S, AF_S, AF_4V}, AF_M_COMM | AF_UINT_DST | AF_REPL},
+ {"MULHI_UINT", 2, { 0x76, 0x92 },{ AF_S,
AF_S, AF_S, AF_4V}, AF_M_COMM | AF_UINT_DST | AF_REPL},
+ {"RECIP_INT", 1, { 0x77, 0x93 },{ AF_S,
AF_S, AF_S, 0}, AF_INT_DST },
+ {"RECIP_UINT", 1, { 0x78, 0x94 },{ AF_S,
AF_S, AF_S, 0}, AF_UINT_DST },
+ {"RECIP_64", 2, { -1, 0x95 },{ 0,
0, AF_S, AF_S}, AF_64 },
+ {"RECIP_CLAMPED_64", 2, { -1, 0x96 },{ 0,
0, AF_S, AF_S}, AF_64 },
+ {"RECIPSQRT_64", 2, { -1, 0x97 },{ 0,
0, AF_S, AF_S}, AF_64 },
+ {"RECIPSQRT_CLAMPED_64", 2, { -1, 0x98 },{ 0,
0, AF_S, AF_S}, AF_64 },
+ {"SQRT_64", 2, { -1, 0x99 },{ 0,
0, AF_S, AF_S}, AF_64 },
+ {"FLT_TO_UINT", 1, { 0x79, 0x9A },{ AF_S,
AF_S, AF_S, AF_V}, AF_UINT_DST | AF_CVT},
+ {"INT_TO_FLT", 1, { 0x6C, 0x9B },{ AF_S,
AF_S, AF_S, AF_V}, AF_CVT},
+ {"UINT_TO_FLT", 1, { 0x6D, 0x9C },{ AF_S,
AF_S, AF_S, AF_V}, AF_CVT },
+ {"BFM_INT", 2, { -1, 0xA0 },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
+ {"FLT32_TO_FLT16", 1, { -1, 0xA2 },{ 0,
0, AF_V, AF_V}, 0 },
+ {"FLT16_TO_FLT32", 1, { -1, 0xA3 },{ 0,
0, AF_V, AF_V}, 0 },
+ {"UBYTE0_FLT", 1, { -1, 0xA4 },{ 0,
0, AF_V, AF_V}, 0 },
+ {"UBYTE1_FLT", 1, { -1, 0xA5 },{ 0,
0, AF_V, AF_V}, 0 },
+ {"UBYTE2_FLT", 1, { -1, 0xA6 },{ 0,
0, AF_V, AF_V}, 0 },
+ {"UBYTE3_FLT", 1, { -1, 0xA7 },{ 0,
0, AF_V, AF_V}, 0 },
+ {"BCNT_INT", 1, { -1, 0xAA },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
+ {"FFBH_UINT", 1, { -1, 0xAB },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
+ {"FFBL_INT", 1, { -1, 0xAC },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
+ {"FFBH_INT", 1, { -1, 0xAD },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
+ {"FLT_TO_UINT4", 1, { -1, 0xAE },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
+ {"DOT_IEEE", 2, { -1, 0xAF },{ 0,
0, AF_V, AF_V}, AF_PREV_NEXT | AF_IEEE },
+ {"FLT_TO_INT_RPI", 1, { -1, 0xB0 },{ 0,
0, AF_V, AF_V}, AF_INT_DST | AF_CVT},
+ {"FLT_TO_INT_FLOOR", 1, { -1, 0xB1 },{ 0,
0, AF_V, AF_V}, AF_INT_DST | AF_CVT},
+ {"MULHI_UINT24", 2, { -1, 0xB2 },{ 0,
0, AF_V, AF_V}, AF_UINT_DST | AF_24 },
+ {"MBCNT_32HI_INT", 1, { -1, 0xB3 },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
+ {"OFFSET_TO_FLT", 1, { -1, 0xB4 },{ 0,
0, AF_V, AF_V}, 0 },
+ {"MUL_UINT24", 2, { -1, 0xB5 },{ 0,
0, AF_V, AF_V}, AF_UINT_DST | AF_24 },
+ {"BCNT_ACCUM_PREV_INT", 1, { -1, 0xB6 },{ 0,
0, AF_V, AF_V}, AF_INT_DST | AF_PREV_NEXT },
+ {"MBCNT_32LO_ACCUM_PREV_INT", 1, { -1, 0xB7 },{ 0,
0, AF_V, AF_V}, AF_INT_DST | AF_PREV_NEXT },
+ {"SETE_64", 2, { -1, 0xB8 },{ 0,
0, AF_V, AF_V}, AF_SET | AF_CC_E | AF_64 },
+ {"SETNE_64", 2, { -1, 0xB9 },{ 0,
0, AF_V, AF_V}, AF_SET | AF_CC_NE | AF_64 },
+ {"SETGT_64", 2, { -1, 0xBA },{ 0,
0, AF_V, AF_V}, AF_SET | AF_CC_GT | AF_64 },
+ {"SETGE_64", 2, { -1, 0xBB },{ 0,
0, AF_V, AF_V}, AF_SET | AF_CC_GE | AF_64 },
+ {"MIN_64", 2, { -1, 0xBC },{ 0,
0, AF_V, AF_V}, AF_64 },
+ {"MAX_64", 2, { -1, 0xBD },{ 0,
0, AF_V, AF_V}, AF_64 },
+ {"DOT4", 2, { 0x50, 0xBE },{ AF_4V,
AF_4V, AF_4V, AF_4V}, AF_REPL },
+ {"DOT4_IEEE", 2, { 0x51, 0xBF },{ AF_4V,
AF_4V, AF_4V, AF_4V}, AF_REPL | AF_IEEE },
+ {"CUBE", 2, { 0x52, 0xC0 },{ AF_4V,
AF_4V, AF_4V, AF_4V}, 0 },
+ {"MAX4", 1, { 0x53, 0xC1 },{ AF_4V,
AF_4V, AF_4V, AF_4V}, AF_REPL },
+ {"FREXP_64", 1, { 0x07, 0xC4 },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
+ {"LDEXP_64", 2, { 0x7A, 0xC5 },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
+ {"FRACT_64", 1, { 0x7B, 0xC6 },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
+ {"PRED_SETGT_64", 2, { 0x7C, 0xC7 },{ AF_V,
AF_V, AF_V, AF_V}, AF_PRED | AF_CC_GT | AF_64 },
+ {"PRED_SETE_64", 2, { 0x7D, 0xC8 },{ AF_V,
AF_V, AF_V, AF_V}, AF_PRED | AF_CC_E | AF_64 },
+ {"PRED_SETGE_64", 2, { 0x7E, 0xC9 },{ AF_V,
AF_V, AF_V, AF_V}, AF_PRED | AF_CC_GE | AF_64 },
+ {"MUL_64", 2, { 0x1B, 0xCA },{ AF_V,
AF_V, AF_V, AF_4V}, AF_64 },
+ {"ADD_64", 2, { 0x17, 0xCB },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
+ {"MOVA_INT", 1, { 0x18, 0xCC },{ AF_V,
AF_V, AF_V, AF_V}, AF_MOVA },
+ {"FLT64_TO_FLT32", 1, { 0x1C, 0xCD },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
+ {"FLT32_TO_FLT64", 1, { 0x1D, 0xCE },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
+ {"SAD_ACCUM_PREV_UINT", 2, { -1, 0xCF },{ 0,
0, AF_V, AF_V}, AF_UINT_DST | AF_PREV_NEXT },
+ {"DOT", 2, { -1, 0xD0 },{ 0,
0, AF_V, AF_V}, AF_PREV_NEXT },
+ {"MUL_PREV", 1, { -1, 0xD1 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE },
+ {"MUL_IEEE_PREV", 1, { -1, 0xD2 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE | AF_IEEE },
+ {"ADD_PREV", 1, { -1, 0xD3 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE },
+ {"MULADD_PREV", 2, { -1, 0xD4 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE },
+ {"MULADD_IEEE_PREV", 2, { -1, 0xD5 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE | AF_IEEE },
+ {"INTERP_XY", 2, { -1, 0xD6 },{ 0,
0, AF_4V, AF_4V}, AF_INTERP },
+ {"INTERP_ZW", 2, { -1, 0xD7 },{ 0,
0, AF_4V, AF_4V}, AF_INTERP },
+ {"INTERP_X", 2, { -1, 0xD8 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
+ {"INTERP_Z", 2, { -1, 0xD9 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
+ {"STORE_FLAGS", 1, { -1, 0xDA },{ 0,
0, AF_V, AF_V}, 0 },
+ {"LOAD_STORE_FLAGS", 1, { -1, 0xDB },{ 0,
0, AF_V, AF_V}, 0 },
+ {"LDS_1A", 2, { -1, 0xDC },{ 0,
0, AF_V, AF_V}, 0 },
+ {"LDS_1A1D", 2, { -1, 0xDD },{ 0,
0, AF_V, AF_V}, 0 },
+ {"LDS_2A", 2, { -1, 0xDF },{ 0,
0, AF_V, AF_V}, 0 },
+ {"INTERP_LOAD_P0", 1, { -1, 0xE0 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
+ {"INTERP_LOAD_P10", 1, { -1, 0xE1 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
+ {"INTERP_LOAD_P20", 1, { -1, 0xE2 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
+ {"BFE_UINT", 3, { -1, 0x04 },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
+ {"BFE_INT", 3, { -1, 0x05 },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
+ {"BFI_INT", 3, { -1, 0x06 },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
+ {"FMA", 3, { -1, 0x07 },{ 0,
0, AF_V, AF_V}, 0 },
+ {"MULADD_INT24", 3, { -1, 0x08 },{ 0,
0, 0, AF_V}, AF_INT_DST | AF_24 },
+ {"CNDNE_64", 3, { -1, 0x09 },{ 0,
0, AF_V, AF_V}, AF_CMOV | AF_64 },
+ {"FMA_64", 3, { -1, 0x0A },{ 0,
0, AF_V, AF_4V}, AF_64 },
+ {"LERP_UINT", 3, { -1, 0x0B },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
+ {"BIT_ALIGN_INT", 3, { -1, 0x0C },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
+ {"BYTE_ALIGN_INT", 3, { -1, 0x0D },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
+ {"SAD_ACCUM_UINT", 3, { -1, 0x0E },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
+ {"SAD_ACCUM_HI_UINT", 3, { -1, 0x0F },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
+ {"MULADD_UINT24", 3, { -1, 0x10 },{ 0,
0, AF_V, AF_V}, AF_UINT_DST | AF_24 },
+ {"LDS_IDX_OP", 3, { -1, 0x11 },{ 0,
0, AF_V, AF_V}, 0 },
+ {"MULADD", 3, { 0x10, 0x14 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
+ {"MULADD_M2", 3, { 0x11, 0x15 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
+ {"MULADD_M4", 3, { 0x12, 0x16 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
+ {"MULADD_D2", 3, { 0x13, 0x17 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
+ {"MULADD_IEEE", 3, { 0x14, 0x18 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
+ {"CNDE", 3, { 0x18, 0x19 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_E },
+ {"CNDGT", 3, { 0x19, 0x1A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_GT },
+ {"CNDGE", 3, { 0x1A, 0x1B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_GE },
+ {"CNDE_INT", 3, { 0x1C, 0x1C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_E | AF_INT_CMP },
+ {"CNDGT_INT", 3, { 0x1D, 0x1D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_GT | AF_INT_CMP },
+ {"CNDGE_INT", 3, { 0x1E, 0x1E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_GE | AF_INT_CMP },
+ {"MUL_LIT", 3, { 0x0C, 0x1F },{ AF_S,
AF_S, AF_S, AF_V}, 0 },
+
+ {"MOVA", 1, { 0x15, -1 },{ AF_V,
AF_V, 0, 0}, AF_MOVA },
+ {"MOVA_FLOOR", 1, { 0x16, -1 },{ AF_V,
AF_V, 0, 0}, AF_MOVA },
+ {"MOVA_GPR_INT", 1, { 0x60, -1 },{ AF_S,
0, 0, 0}, AF_MOVA },
+
+ {"MULADD_64", 3, { 0x08, -1 },{ AF_V,
AF_V, 0, 0}, AF_64 },
+ {"MULADD_64_M2", 3, { 0x09, -1 },{ AF_V,
AF_V, 0, 0}, AF_64 },
+ {"MULADD_64_M4", 3, { 0x0A, -1 },{ AF_V,
AF_V, 0, 0}, AF_64 },
+ {"MULADD_64_D2", 3, { 0x0B, -1 },{ AF_V,
AF_V, 0, 0}, AF_64 },
+ {"MUL_LIT_M2", 3, { 0x0D, -1 },{ AF_VS,
AF_VS, 0, 0}, 0 },
+ {"MUL_LIT_M4", 3, { 0x0E, -1 },{ AF_VS,
AF_VS, 0, 0}, 0 },
+ {"MUL_LIT_D2", 3, { 0x0F, -1 },{ AF_VS,
AF_VS, 0, 0}, 0 },
+ {"MULADD_IEEE_M2", 3, { 0x15, -1 },{ AF_VS,
AF_VS, 0, 0}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
+ {"MULADD_IEEE_M4", 3, { 0x16, -1 },{ AF_VS,
AF_VS, 0, 0}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
+ {"MULADD_IEEE_D2", 3, { 0x17, -1 },{ AF_VS,
AF_VS, 0, 0}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
+
+ {"LDS_ADD", 2, { -1, 0x0011 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_SUB", 2, { -1, 0x0111 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_RSUB", 2, { -1, 0x0211 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_INC", 2, { -1, 0x0311 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_DEC", 2, { -1, 0x0411 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_MIN_INT", 2, { -1, 0x0511 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_INT_DST },
+ {"LDS_MAX_INT", 2, { -1, 0x0611 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_INT_DST },
+ {"LDS_MIN_UINT", 2, { -1, 0x0711 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_UINT_DST },
+ {"LDS_MAX_UINT", 2, { -1, 0x0811 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_UINT_DST },
+ {"LDS_AND", 2, { -1, 0x0911 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_OR", 2, { -1, 0x0A11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_XOR", 2, { -1, 0x0B11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_MSKOR", 3, { -1, 0x0C11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_WRITE", 2, { -1, 0x0D11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_WRITE_REL", 3, { -1, 0x0E11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_WRITE2", 3, { -1, 0x0F11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_CMP_STORE", 3, { -1, 0x1011 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_CMP_STORE_SPF", 3, { -1, 0x1111 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_BYTE_WRITE", 2, { -1, 0x1211 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_SHORT_WRITE", 2, { -1, 0x1311 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_ADD_RET", 2, { -1, 0x2011 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_SUB_RET", 2, { -1, 0x2111 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_RSUB_RET", 2, { -1, 0x2211 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_INC_RET", 2, { -1, 0x2311 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_DEC_RET", 2, { -1, 0x2411 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_MIN_INT_RET", 2, { -1, 0x2511 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_INT_DST },
+ {"LDS_MAX_INT_RET", 2, { -1, 0x2611 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_INT_DST },
+ {"LDS_MIN_UINT_RET", 2, { -1, 0x2711 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_UINT_DST },
+ {"LDS_MAX_UINT_RET", 2, { -1, 0x2811 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_UINT_DST },
+ {"LDS_AND_RET", 2, { -1, 0x2911 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_OR_RET", 2, { -1, 0x2A11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_XOR_RET", 2, { -1, 0x2B11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_MSKOR_RET", 3, { -1, 0x2C11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_XCHG_RET", 2, { -1, 0x2D11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_XCHG_REL_RET", 3, { -1, 0x2E11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_XCHG2_RET", 3, { -1, 0x2F11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_CMP_XCHG_RET", 3, { -1, 0x3011 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_CMP_XCHG_SPF_RET", 3, { -1, 0x3111 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_READ_RET", 1, { -1, 0x3211 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_READ_REL_RET", 1, { -1, 0x3311 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_READ2_RET", 2, { -1, 0x3411 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_READWRITE_RET", 3, { -1, 0x3511 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_BYTE_READ_RET", 1, { -1, 0x3611 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_UBYTE_READ_RET", 1, { -1, 0x3711 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_SHORT_READ_RET", 1, { -1, 0x3811 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+ {"LDS_USHORT_READ_RET", 1, { -1, 0x3911 },{ 0,
0, AF_V, AF_V}, AF_LDS },
+};
+
static const struct fetch_op_info fetch_op_table[] = {
{"VFETCH", { 0x000000, 0x000000,
0x000000, 0x000000 }, FF_VTX },
{"SEMFETCH", { 0x000001, 0x000001,
0x000001, 0x000001 }, FF_VTX },
@@ -243,6 +510,18 @@ static const struct cf_op_info cf_op_table[] = {
{"CF_NATIVE", { 0x00, 0x00, 0x00, 0x00 },
0 }
};
+unsigned
+r600_alu_op_table_size(void)
+{
+ return ARRAY_SIZE(r600_alu_op_table);
+}
+
+const struct alu_op_info *
+r600_isa_alu(unsigned op) {
+ assert (op < ARRAY_SIZE(r600_alu_op_table));
+ return &r600_alu_op_table[op];
+}
+
const struct fetch_op_info *
r600_isa_fetch(unsigned op) {
assert (op < ARRAY_SIZE(fetch_op_table));
@@ -276,8 +555,8 @@ int r600_isa_init(struct r600_context *ctx, struct r600_isa
*isa) {
if (!isa->cf_map)
return -1;
- for (i = 0; i < TABLE_SIZE(alu_op_table); ++i) {
- const struct alu_op_info *op = &alu_op_table[i];
+ for (i = 0; i < ARRAY_SIZE(r600_alu_op_table); ++i) {
+ const struct alu_op_info *op = &r600_alu_op_table[i];
unsigned opc;
if (op->flags & AF_LDS || op->slots[isa->hw_class] == 0)
continue;
diff --git a/src/gallium/drivers/r600/r600_isa.h
b/src/gallium/drivers/r600/r600_isa.h
index 33961ec..1ed52ed 100644
--- a/src/gallium/drivers/r600/r600_isa.h
+++ b/src/gallium/drivers/r600/r600_isa.h
@@ -190,273 +190,6 @@ struct cf_op_info
int flags;
};
-static const struct alu_op_info alu_op_table[] = {
- {"ADD", 2, { 0x00, 0x00 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
- {"MUL", 2, { 0x01, 0x01 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
- {"MUL_IEEE", 2, { 0x02, 0x02 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
- {"MAX", 2, { 0x03, 0x03 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
- {"MIN", 2, { 0x04, 0x04 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
- {"MAX_DX10", 2, { 0x05, 0x05 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_DX10 },
- {"MIN_DX10", 2, { 0x06, 0x06 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_DX10 },
- {"SETE", 2, { 0x08, 0x08 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_E },
- {"SETGT", 2, { 0x09, 0x09 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GT },
- {"SETGE", 2, { 0x0A, 0x0A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GE },
- {"SETNE", 2, { 0x0B, 0x0B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_NE },
- {"SETE_DX10", 2, { 0x0C, 0x0C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_E | AF_DX10 | AF_INT_DST },
- {"SETGT_DX10", 2, { 0x0D, 0x0D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GT | AF_DX10 | AF_INT_DST },
- {"SETGE_DX10", 2, { 0x0E, 0x0E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GE | AF_DX10 | AF_INT_DST },
- {"SETNE_DX10", 2, { 0x0F, 0x0F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_NE | AF_DX10 | AF_INT_DST },
- {"FRACT", 1, { 0x10, 0x10 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
- {"TRUNC", 1, { 0x11, 0x11 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
- {"CEIL", 1, { 0x12, 0x12 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
- {"RNDNE", 1, { 0x13, 0x13 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
- {"FLOOR", 1, { 0x14, 0x14 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
- {"ASHR_INT", 2, { 0x70, 0x15 },{ AF_S,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
- {"LSHR_INT", 2, { 0x71, 0x16 },{ AF_S,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
- {"LSHL_INT", 2, { 0x72, 0x17 },{ AF_S,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
- {"MOV", 1, { 0x19, 0x19 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
- {"ALU_NOP", 0, { 0x1A, 0x1A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, 0 },
- {"PRED_SETGT_UINT", 2, { 0x1E, 0x1E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GT | AF_UINT_CMP },
- {"PRED_SETGE_UINT", 2, { 0x1F, 0x1F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GE | AF_UINT_CMP },
- {"PRED_SETE", 2, { 0x20, 0x20 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_E },
- {"PRED_SETGT", 2, { 0x21, 0x21 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GT },
- {"PRED_SETGE", 2, { 0x22, 0x22 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GE },
- {"PRED_SETNE", 2, { 0x23, 0x23 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_NE },
- {"PRED_SET_INV", 1, { 0x24, 0x24 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED },
- {"PRED_SET_POP", 2, { 0x25, 0x25 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED },
- {"PRED_SET_CLR", 0, { 0x26, 0x26 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED },
- {"PRED_SET_RESTORE", 1, { 0x27, 0x27 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED },
- {"PRED_SETE_PUSH", 2, { 0x28, 0x28 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_E },
- {"PRED_SETGT_PUSH", 2, { 0x29, 0x29 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_GT },
- {"PRED_SETGE_PUSH", 2, { 0x2A, 0x2A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_GE },
- {"PRED_SETNE_PUSH", 2, { 0x2B, 0x2B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_NE },
- {"KILLE", 2, { 0x2C, 0x2C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_E },
- {"KILLGT", 2, { 0x2D, 0x2D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GT },
- {"KILLGE", 2, { 0x2E, 0x2E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GE },
- {"KILLNE", 2, { 0x2F, 0x2F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_NE },
- {"AND_INT", 2, { 0x30, 0x30 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
- {"OR_INT", 2, { 0x31, 0x31 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
- {"XOR_INT", 2, { 0x32, 0x32 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
- {"NOT_INT", 1, { 0x33, 0x33 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
- {"ADD_INT", 2, { 0x34, 0x34 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
- {"SUB_INT", 2, { 0x35, 0x35 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_INT_DST },
- {"MAX_INT", 2, { 0x36, 0x36 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
- {"MIN_INT", 2, { 0x37, 0x37 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_INT_DST },
- {"MAX_UINT", 2, { 0x38, 0x38 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_UINT_DST },
- {"MIN_UINT", 2, { 0x39, 0x39 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_UINT_DST },
- {"SETE_INT", 2, { 0x3A, 0x3A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_E | AF_INT_DST | AF_INT_CMP },
- {"SETGT_INT", 2, { 0x3B, 0x3B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GT | AF_INT_DST | AF_INT_CMP },
- {"SETGE_INT", 2, { 0x3C, 0x3C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GE | AF_INT_DST | AF_INT_CMP },
- {"SETNE_INT", 2, { 0x3D, 0x3D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_NE | AF_INT_DST | AF_INT_CMP },
- {"SETGT_UINT", 2, { 0x3E, 0x3E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GT | AF_UINT_DST | AF_UINT_CMP },
- {"SETGE_UINT", 2, { 0x3F, 0x3F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_SET | AF_CC_GE | AF_UINT_DST | AF_UINT_CMP },
- {"KILLGT_UINT", 2, { 0x40, 0x40 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GT | AF_UINT_CMP },
- {"KILLGE_UINT", 2, { 0x41, 0x41 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GE | AF_UINT_CMP },
- {"PRED_SETE_INT", 2, { 0x42, 0x42 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_E | AF_INT_CMP },
- {"PRED_SETGT_INT", 2, { 0x43, 0x43 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GT | AF_INT_CMP },
- {"PRED_SETGE_INT", 2, { 0x44, 0x44 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_GE | AF_INT_CMP },
- {"PRED_SETNE_INT", 2, { 0x45, 0x45 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED | AF_CC_NE | AF_INT_CMP },
- {"KILLE_INT", 2, { 0x46, 0x46 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_E | AF_INT_CMP },
- {"KILLGT_INT", 2, { 0x47, 0x47 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GT | AF_INT_CMP },
- {"KILLGE_INT", 2, { 0x48, 0x48 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_GE | AF_INT_CMP },
- {"KILLNE_INT", 2, { 0x49, 0x49 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_KILL | AF_CC_NE | AF_INT_CMP },
- {"PRED_SETE_PUSH_INT", 2, { 0x4A, 0x4A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_E | AF_INT_CMP },
- {"PRED_SETGT_PUSH_INT", 2, { 0x4B, 0x4B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_GT | AF_INT_CMP },
- {"PRED_SETGE_PUSH_INT", 2, { 0x4C, 0x4C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_GE | AF_INT_CMP },
- {"PRED_SETNE_PUSH_INT", 2, { 0x4D, 0x4D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_NE | AF_INT_CMP },
- {"PRED_SETLT_PUSH_INT", 2, { 0x4E, 0x4E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_LT | AF_INT_CMP },
- {"PRED_SETLE_PUSH_INT", 2, { 0x4F, 0x4F },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_PRED_PUSH | AF_CC_LE | AF_INT_CMP },
- {"FLT_TO_INT", 1, { 0x6B, 0x50 },{ AF_S,
AF_S, AF_V, AF_V}, AF_INT_DST | AF_CVT },
- {"BFREV_INT", 1, { -1, 0x51 },{ 0,
0, AF_VS, AF_VS}, AF_INT_DST },
- {"ADDC_UINT", 2, { -1, 0x52 },{ 0,
0, AF_VS, AF_VS}, AF_UINT_DST },
- {"SUBB_UINT", 2, { -1, 0x53 },{ 0,
0, AF_VS, AF_VS}, AF_UINT_DST },
- {"GROUP_BARRIER", 0, { -1, 0x54 },{ 0,
0, AF_VS, AF_VS}, 0 },
- {"GROUP_SEQ_BEGIN", 0, { -1, 0x55 },{ 0,
0, AF_VS, 0}, 0 },
- {"GROUP_SEQ_END", 0, { -1, 0x56 },{ 0,
0, AF_VS, 0}, 0 },
- {"SET_MODE", 2, { -1, 0x57 },{ 0,
0, AF_VS, AF_VS}, 0 },
- {"SET_CF_IDX0", 0, { -1, 0x58 },{ 0,
0, AF_VS, 0}, 0 },
- {"SET_CF_IDX1", 0, { -1, 0x59 },{ 0,
0, AF_VS, 0}, 0 },
- {"SET_LDS_SIZE", 2, { -1, 0x5A },{ 0,
0, AF_VS, AF_VS}, 0 },
- {"MUL_INT24", 2, { -1, 0x5B },{ 0,
0, 0, AF_V}, AF_INT_DST | AF_24 },
- {"MULHI_INT24", 2, { -1, 0x5C },{ 0,
0, 0, AF_V}, AF_INT_DST | AF_24 },
- {"FLT_TO_INT_TRUNC", 1, { -1, 0x5D },{ 0,
0, 0, AF_V}, AF_INT_DST | AF_CVT},
- {"EXP_IEEE", 1, { 0x61, 0x81 },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
- {"LOG_CLAMPED", 1, { 0x62, 0x82 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
- {"LOG_IEEE", 1, { 0x63, 0x83 },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
- {"RECIP_CLAMPED", 1, { 0x64, 0x84 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
- {"RECIP_FF", 1, { 0x65, 0x85 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
- {"RECIP_IEEE", 1, { 0x66, 0x86 },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
- {"RECIPSQRT_CLAMPED", 1, { 0x67, 0x87 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
- {"RECIPSQRT_FF", 1, { 0x68, 0x88 },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
- {"RECIPSQRT_IEEE", 1, { 0x69, 0x89 },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
- {"SQRT_IEEE", 1, { 0x6A, 0x8A },{ AF_S,
AF_S, AF_S, AF_S}, AF_IEEE },
- {"SIN", 1, { 0x6E, 0x8D },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
- {"COS", 1, { 0x6F, 0x8E },{ AF_S,
AF_S, AF_S, AF_S}, 0 },
- {"MULLO_INT", 2, { 0x73, 0x8F },{ AF_S,
AF_S, AF_S, AF_4V}, AF_M_COMM | AF_INT_DST | AF_REPL},
- {"MULHI_INT", 2, { 0x74, 0x90 },{ AF_S,
AF_S, AF_S, AF_4V}, AF_M_COMM | AF_INT_DST | AF_REPL},
- {"MULLO_UINT", 2, { 0x75, 0x91 },{ AF_S,
AF_S, AF_S, AF_4V}, AF_M_COMM | AF_UINT_DST | AF_REPL},
- {"MULHI_UINT", 2, { 0x76, 0x92 },{ AF_S,
AF_S, AF_S, AF_4V}, AF_M_COMM | AF_UINT_DST | AF_REPL},
- {"RECIP_INT", 1, { 0x77, 0x93 },{ AF_S,
AF_S, AF_S, 0}, AF_INT_DST },
- {"RECIP_UINT", 1, { 0x78, 0x94 },{ AF_S,
AF_S, AF_S, 0}, AF_UINT_DST },
- {"RECIP_64", 2, { -1, 0x95 },{ 0,
0, AF_S, AF_S}, AF_64 },
- {"RECIP_CLAMPED_64", 2, { -1, 0x96 },{ 0,
0, AF_S, AF_S}, AF_64 },
- {"RECIPSQRT_64", 2, { -1, 0x97 },{ 0,
0, AF_S, AF_S}, AF_64 },
- {"RECIPSQRT_CLAMPED_64", 2, { -1, 0x98 },{ 0,
0, AF_S, AF_S}, AF_64 },
- {"SQRT_64", 2, { -1, 0x99 },{ 0,
0, AF_S, AF_S}, AF_64 },
- {"FLT_TO_UINT", 1, { 0x79, 0x9A },{ AF_S,
AF_S, AF_S, AF_V}, AF_UINT_DST | AF_CVT},
- {"INT_TO_FLT", 1, { 0x6C, 0x9B },{ AF_S,
AF_S, AF_S, AF_V}, AF_CVT},
- {"UINT_TO_FLT", 1, { 0x6D, 0x9C },{ AF_S,
AF_S, AF_S, AF_V}, AF_CVT },
- {"BFM_INT", 2, { -1, 0xA0 },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
- {"FLT32_TO_FLT16", 1, { -1, 0xA2 },{ 0,
0, AF_V, AF_V}, 0 },
- {"FLT16_TO_FLT32", 1, { -1, 0xA3 },{ 0,
0, AF_V, AF_V}, 0 },
- {"UBYTE0_FLT", 1, { -1, 0xA4 },{ 0,
0, AF_V, AF_V}, 0 },
- {"UBYTE1_FLT", 1, { -1, 0xA5 },{ 0,
0, AF_V, AF_V}, 0 },
- {"UBYTE2_FLT", 1, { -1, 0xA6 },{ 0,
0, AF_V, AF_V}, 0 },
- {"UBYTE3_FLT", 1, { -1, 0xA7 },{ 0,
0, AF_V, AF_V}, 0 },
- {"BCNT_INT", 1, { -1, 0xAA },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
- {"FFBH_UINT", 1, { -1, 0xAB },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
- {"FFBL_INT", 1, { -1, 0xAC },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
- {"FFBH_INT", 1, { -1, 0xAD },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
- {"FLT_TO_UINT4", 1, { -1, 0xAE },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
- {"DOT_IEEE", 2, { -1, 0xAF },{ 0,
0, AF_V, AF_V}, AF_PREV_NEXT | AF_IEEE },
- {"FLT_TO_INT_RPI", 1, { -1, 0xB0 },{ 0,
0, AF_V, AF_V}, AF_INT_DST | AF_CVT},
- {"FLT_TO_INT_FLOOR", 1, { -1, 0xB1 },{ 0,
0, AF_V, AF_V}, AF_INT_DST | AF_CVT},
- {"MULHI_UINT24", 2, { -1, 0xB2 },{ 0,
0, AF_V, AF_V}, AF_UINT_DST | AF_24 },
- {"MBCNT_32HI_INT", 1, { -1, 0xB3 },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
- {"OFFSET_TO_FLT", 1, { -1, 0xB4 },{ 0,
0, AF_V, AF_V}, 0 },
- {"MUL_UINT24", 2, { -1, 0xB5 },{ 0,
0, AF_V, AF_V}, AF_UINT_DST | AF_24 },
- {"BCNT_ACCUM_PREV_INT", 1, { -1, 0xB6 },{ 0,
0, AF_V, AF_V}, AF_INT_DST | AF_PREV_NEXT },
- {"MBCNT_32LO_ACCUM_PREV_INT", 1, { -1, 0xB7 },{ 0,
0, AF_V, AF_V}, AF_INT_DST | AF_PREV_NEXT },
- {"SETE_64", 2, { -1, 0xB8 },{ 0,
0, AF_V, AF_V}, AF_SET | AF_CC_E | AF_64 },
- {"SETNE_64", 2, { -1, 0xB9 },{ 0,
0, AF_V, AF_V}, AF_SET | AF_CC_NE | AF_64 },
- {"SETGT_64", 2, { -1, 0xBA },{ 0,
0, AF_V, AF_V}, AF_SET | AF_CC_GT | AF_64 },
- {"SETGE_64", 2, { -1, 0xBB },{ 0,
0, AF_V, AF_V}, AF_SET | AF_CC_GE | AF_64 },
- {"MIN_64", 2, { -1, 0xBC },{ 0,
0, AF_V, AF_V}, AF_64 },
- {"MAX_64", 2, { -1, 0xBD },{ 0,
0, AF_V, AF_V}, AF_64 },
- {"DOT4", 2, { 0x50, 0xBE },{ AF_4V,
AF_4V, AF_4V, AF_4V}, AF_REPL },
- {"DOT4_IEEE", 2, { 0x51, 0xBF },{ AF_4V,
AF_4V, AF_4V, AF_4V}, AF_REPL | AF_IEEE },
- {"CUBE", 2, { 0x52, 0xC0 },{ AF_4V,
AF_4V, AF_4V, AF_4V}, 0 },
- {"MAX4", 1, { 0x53, 0xC1 },{ AF_4V,
AF_4V, AF_4V, AF_4V}, AF_REPL },
- {"FREXP_64", 1, { 0x07, 0xC4 },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
- {"LDEXP_64", 2, { 0x7A, 0xC5 },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
- {"FRACT_64", 1, { 0x7B, 0xC6 },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
- {"PRED_SETGT_64", 2, { 0x7C, 0xC7 },{ AF_V,
AF_V, AF_V, AF_V}, AF_PRED | AF_CC_GT | AF_64 },
- {"PRED_SETE_64", 2, { 0x7D, 0xC8 },{ AF_V,
AF_V, AF_V, AF_V}, AF_PRED | AF_CC_E | AF_64 },
- {"PRED_SETGE_64", 2, { 0x7E, 0xC9 },{ AF_V,
AF_V, AF_V, AF_V}, AF_PRED | AF_CC_GE | AF_64 },
- {"MUL_64", 2, { 0x1B, 0xCA },{ AF_V,
AF_V, AF_V, AF_4V}, AF_64 },
- {"ADD_64", 2, { 0x17, 0xCB },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
- {"MOVA_INT", 1, { 0x18, 0xCC },{ AF_V,
AF_V, AF_V, AF_V}, AF_MOVA },
- {"FLT64_TO_FLT32", 1, { 0x1C, 0xCD },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
- {"FLT32_TO_FLT64", 1, { 0x1D, 0xCE },{ AF_V,
AF_V, AF_V, AF_V}, AF_64 },
- {"SAD_ACCUM_PREV_UINT", 2, { -1, 0xCF },{ 0,
0, AF_V, AF_V}, AF_UINT_DST | AF_PREV_NEXT },
- {"DOT", 2, { -1, 0xD0 },{ 0,
0, AF_V, AF_V}, AF_PREV_NEXT },
- {"MUL_PREV", 1, { -1, 0xD1 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE },
- {"MUL_IEEE_PREV", 1, { -1, 0xD2 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE | AF_IEEE },
- {"ADD_PREV", 1, { -1, 0xD3 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE },
- {"MULADD_PREV", 2, { -1, 0xD4 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE },
- {"MULADD_IEEE_PREV", 2, { -1, 0xD5 },{ 0,
0, AF_V, AF_V}, AF_PREV_INTERLEAVE | AF_IEEE },
- {"INTERP_XY", 2, { -1, 0xD6 },{ 0,
0, AF_4V, AF_4V}, AF_INTERP },
- {"INTERP_ZW", 2, { -1, 0xD7 },{ 0,
0, AF_4V, AF_4V}, AF_INTERP },
- {"INTERP_X", 2, { -1, 0xD8 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
- {"INTERP_Z", 2, { -1, 0xD9 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
- {"STORE_FLAGS", 1, { -1, 0xDA },{ 0,
0, AF_V, AF_V}, 0 },
- {"LOAD_STORE_FLAGS", 1, { -1, 0xDB },{ 0,
0, AF_V, AF_V}, 0 },
- {"LDS_1A", 2, { -1, 0xDC },{ 0,
0, AF_V, AF_V}, 0 },
- {"LDS_1A1D", 2, { -1, 0xDD },{ 0,
0, AF_V, AF_V}, 0 },
- {"LDS_2A", 2, { -1, 0xDF },{ 0,
0, AF_V, AF_V}, 0 },
- {"INTERP_LOAD_P0", 1, { -1, 0xE0 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
- {"INTERP_LOAD_P10", 1, { -1, 0xE1 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
- {"INTERP_LOAD_P20", 1, { -1, 0xE2 },{ 0,
0, AF_V, AF_V}, AF_INTERP },
- {"BFE_UINT", 3, { -1, 0x04 },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
- {"BFE_INT", 3, { -1, 0x05 },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
- {"BFI_INT", 3, { -1, 0x06 },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
- {"FMA", 3, { -1, 0x07 },{ 0,
0, AF_V, AF_V}, 0 },
- {"MULADD_INT24", 3, { -1, 0x08 },{ 0,
0, 0, AF_V}, AF_INT_DST | AF_24 },
- {"CNDNE_64", 3, { -1, 0x09 },{ 0,
0, AF_V, AF_V}, AF_CMOV | AF_64 },
- {"FMA_64", 3, { -1, 0x0A },{ 0,
0, AF_V, AF_4V}, AF_64 },
- {"LERP_UINT", 3, { -1, 0x0B },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
- {"BIT_ALIGN_INT", 3, { -1, 0x0C },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
- {"BYTE_ALIGN_INT", 3, { -1, 0x0D },{ 0,
0, AF_V, AF_V}, AF_INT_DST },
- {"SAD_ACCUM_UINT", 3, { -1, 0x0E },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
- {"SAD_ACCUM_HI_UINT", 3, { -1, 0x0F },{ 0,
0, AF_V, AF_V}, AF_UINT_DST },
- {"MULADD_UINT24", 3, { -1, 0x10 },{ 0,
0, AF_V, AF_V}, AF_UINT_DST | AF_24 },
- {"LDS_IDX_OP", 3, { -1, 0x11 },{ 0,
0, AF_V, AF_V}, 0 },
- {"MULADD", 3, { 0x10, 0x14 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
- {"MULADD_M2", 3, { 0x11, 0x15 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
- {"MULADD_M4", 3, { 0x12, 0x16 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
- {"MULADD_D2", 3, { 0x13, 0x17 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC },
- {"MULADD_IEEE", 3, { 0x14, 0x18 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
- {"CNDE", 3, { 0x18, 0x19 },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_E },
- {"CNDGT", 3, { 0x19, 0x1A },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_GT },
- {"CNDGE", 3, { 0x1A, 0x1B },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_GE },
- {"CNDE_INT", 3, { 0x1C, 0x1C },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_E | AF_INT_CMP },
- {"CNDGT_INT", 3, { 0x1D, 0x1D },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_GT | AF_INT_CMP },
- {"CNDGE_INT", 3, { 0x1E, 0x1E },{ AF_VS,
AF_VS, AF_VS, AF_VS}, AF_CMOV | AF_CC_GE | AF_INT_CMP },
- {"MUL_LIT", 3, { 0x0C, 0x1F },{ AF_S,
AF_S, AF_S, AF_V}, 0 },
-
- {"MOVA", 1, { 0x15, -1 },{ AF_V,
AF_V, 0, 0}, AF_MOVA },
- {"MOVA_FLOOR", 1, { 0x16, -1 },{ AF_V,
AF_V, 0, 0}, AF_MOVA },
- {"MOVA_GPR_INT", 1, { 0x60, -1 },{ AF_S,
0, 0, 0}, AF_MOVA },
-
- {"MULADD_64", 3, { 0x08, -1 },{ AF_V,
AF_V, 0, 0}, AF_64 },
- {"MULADD_64_M2", 3, { 0x09, -1 },{ AF_V,
AF_V, 0, 0}, AF_64 },
- {"MULADD_64_M4", 3, { 0x0A, -1 },{ AF_V,
AF_V, 0, 0}, AF_64 },
- {"MULADD_64_D2", 3, { 0x0B, -1 },{ AF_V,
AF_V, 0, 0}, AF_64 },
- {"MUL_LIT_M2", 3, { 0x0D, -1 },{ AF_VS,
AF_VS, 0, 0}, 0 },
- {"MUL_LIT_M4", 3, { 0x0E, -1 },{ AF_VS,
AF_VS, 0, 0}, 0 },
- {"MUL_LIT_D2", 3, { 0x0F, -1 },{ AF_VS,
AF_VS, 0, 0}, 0 },
- {"MULADD_IEEE_M2", 3, { 0x15, -1 },{ AF_VS,
AF_VS, 0, 0}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
- {"MULADD_IEEE_M4", 3, { 0x16, -1 },{ AF_VS,
AF_VS, 0, 0}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
- {"MULADD_IEEE_D2", 3, { 0x17, -1 },{ AF_VS,
AF_VS, 0, 0}, AF_M_COMM | AF_M_ASSOC | AF_IEEE },
-
- {"LDS_ADD", 2, { -1, 0x0011 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_SUB", 2, { -1, 0x0111 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_RSUB", 2, { -1, 0x0211 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_INC", 2, { -1, 0x0311 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_DEC", 2, { -1, 0x0411 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_MIN_INT", 2, { -1, 0x0511 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_INT_DST },
- {"LDS_MAX_INT", 2, { -1, 0x0611 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_INT_DST },
- {"LDS_MIN_UINT", 2, { -1, 0x0711 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_UINT_DST },
- {"LDS_MAX_UINT", 2, { -1, 0x0811 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_UINT_DST },
- {"LDS_AND", 2, { -1, 0x0911 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_OR", 2, { -1, 0x0A11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_XOR", 2, { -1, 0x0B11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_MSKOR", 3, { -1, 0x0C11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_WRITE", 2, { -1, 0x0D11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_WRITE_REL", 3, { -1, 0x0E11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_WRITE2", 3, { -1, 0x0F11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_CMP_STORE", 3, { -1, 0x1011 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_CMP_STORE_SPF", 3, { -1, 0x1111 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_BYTE_WRITE", 2, { -1, 0x1211 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_SHORT_WRITE", 2, { -1, 0x1311 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_ADD_RET", 2, { -1, 0x2011 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_SUB_RET", 2, { -1, 0x2111 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_RSUB_RET", 2, { -1, 0x2211 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_INC_RET", 2, { -1, 0x2311 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_DEC_RET", 2, { -1, 0x2411 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_MIN_INT_RET", 2, { -1, 0x2511 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_INT_DST },
- {"LDS_MAX_INT_RET", 2, { -1, 0x2611 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_INT_DST },
- {"LDS_MIN_UINT_RET", 2, { -1, 0x2711 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_UINT_DST },
- {"LDS_MAX_UINT_RET", 2, { -1, 0x2811 },{ 0,
0, AF_V, AF_V}, AF_LDS | AF_UINT_DST },
- {"LDS_AND_RET", 2, { -1, 0x2911 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_OR_RET", 2, { -1, 0x2A11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_XOR_RET", 2, { -1, 0x2B11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_MSKOR_RET", 3, { -1, 0x2C11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_XCHG_RET", 2, { -1, 0x2D11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_XCHG_REL_RET", 3, { -1, 0x2E11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_XCHG2_RET", 3, { -1, 0x2F11 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_CMP_XCHG_RET", 3, { -1, 0x3011 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_CMP_XCHG_SPF_RET", 3, { -1, 0x3111 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_READ_RET", 1, { -1, 0x3211 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_READ_REL_RET", 1, { -1, 0x3311 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_READ2_RET", 2, { -1, 0x3411 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_READWRITE_RET", 3, { -1, 0x3511 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_BYTE_READ_RET", 1, { -1, 0x3611 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_UBYTE_READ_RET", 1, { -1, 0x3711 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_SHORT_READ_RET", 1, { -1, 0x3811 },{ 0,
0, AF_V, AF_V}, AF_LDS },
- {"LDS_USHORT_READ_RET", 1, { -1, 0x3911 },{ 0,
0, AF_V, AF_V}, AF_LDS },
-};
-
#define ALU_OP2_ADD 0
#define ALU_OP2_MUL 1
@@ -944,11 +677,13 @@ int r600_isa_destroy(struct r600_isa *isa);
#define TABLE_SIZE(t) (sizeof(t)/sizeof(t[0]))
-static inline const struct alu_op_info *
-r600_isa_alu(unsigned op) {
- assert (op < TABLE_SIZE(alu_op_table));
- return &alu_op_table[op];
-}
+extern const struct alu_op_info r600_alu_op_table[];
+
+unsigned
+r600_alu_op_table_size(void);
+
+const struct alu_op_info *
+r600_isa_alu(unsigned op);
const struct fetch_op_info *
r600_isa_fetch(unsigned op);
diff --git a/src/gallium/drivers/r600/sb/sb_bc_decoder.cpp
b/src/gallium/drivers/r600/sb/sb_bc_decoder.cpp
index 1832e2d..b98b661 100644
--- a/src/gallium/drivers/r600/sb/sb_bc_decoder.cpp
+++ b/src/gallium/drivers/r600/sb/sb_bc_decoder.cpp
@@ -330,9 +330,9 @@ int bc_decoder::decode_alu(unsigned & i, bc_alu& bc) {
bc.src[2].rel = iw1.get_SRC2_REL();
bc.dst_chan = iw1.get_DST_CHAN();
// TODO: clean up
- for (size_t k = 0; k < sizeof(alu_op_table) /
sizeof(alu_op_table[0]); k++) {
- if (((alu_op_table[k].opcode[1] >> 8) & 0xff)
== iw1.get_LDS_OP()) {
- bc.op_ptr = &alu_op_table[k];
+ for (size_t k = 0, e = r600_alu_op_table_size(); k !=
e; k++) {
+ if (((r600_alu_op_table[k].opcode[1] >> 8) &
0xff) == iw1.get_LDS_OP()) {
+ bc.op_ptr = &r600_alu_op_table[k];
bc.op = k;
break;
}
--
2.7.4
_______________________________________________
mesa-dev mailing list
mesa-dev@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/mesa-dev
