I appreciate if somebody could answer my question. if I want to add a slave module in DDR4 (for analysing some input port), where should I change the code in Ultrascale+ MPoS vivado design?
Regards
-- _______________________________________________ meta-xilinx mailing list meta-xilinx@yoctoproject.org https://lists.yoctoproject.org/listinfo/meta-xilinx
