On 01/14/2016 04:49 PM, Michael S. Tsirkin wrote:
On Thu, Jan 14, 2016 at 03:30:41PM +0100, Laszlo Ersek wrote:
2. The same as with pxb, disable Integrated End points for pxb-pcie.
My vote, without a doubt.
Yea, me too.
On a related note: I wonder whether enough resources will be
On Thu, Jan 14, 2016 at 05:23:27PM +0200, Marcel Apfelbaum wrote:
> On 01/14/2016 04:49 PM, Michael S. Tsirkin wrote:
> >On Thu, Jan 14, 2016 at 03:30:41PM +0100, Laszlo Ersek wrote:
> >>>2. The same as with pxb, disable Integrated End points for pxb-pcie.
> >>
> >>My vote, without a doubt.
> >
>
On 01/14/2016 05:37 PM, Michael S. Tsirkin wrote:
On Thu, Jan 14, 2016 at 05:23:27PM +0200, Marcel Apfelbaum wrote:
On 01/14/2016 04:49 PM, Michael S. Tsirkin wrote:
On Thu, Jan 14, 2016 at 03:30:41PM +0100, Laszlo Ersek wrote:
2. The same as with pxb, disable Integrated End points for
On Thu, Jan 14, 2016 at 07:20:32PM +0200, Marcel Apfelbaum wrote:
> On 01/14/2016 05:37 PM, Michael S. Tsirkin wrote:
> >On Thu, Jan 14, 2016 at 05:23:27PM +0200, Marcel Apfelbaum wrote:
> >>On 01/14/2016 04:49 PM, Michael S. Tsirkin wrote:
> >>>On Thu, Jan 14, 2016 at 03:30:41PM +0100, Laszlo
On 01/11/2016 08:57 PM, Marcel Apfelbaum wrote:
On 01/11/2016 08:44 PM, Laszlo Ersek wrote:
On 01/11/16 19:01, Marcel Apfelbaum wrote:
On 01/11/2016 07:15 PM, Laszlo Ersek wrote:
On 01/11/16 17:34, Marcel Apfelbaum wrote:
On 01/11/2016 06:11 PM, Laszlo Ersek wrote:
On 01/11/16 13:24, Marcel
On 01/14/16 13:24, Marcel Apfelbaum wrote:
> On 01/11/2016 08:57 PM, Marcel Apfelbaum wrote:
>> On 01/11/2016 08:44 PM, Laszlo Ersek wrote:
>>> On 01/11/16 19:01, Marcel Apfelbaum wrote:
On 01/11/2016 07:15 PM, Laszlo Ersek wrote:
> On 01/11/16 17:34, Marcel Apfelbaum wrote:
>> On
On 01/14/2016 07:28 PM, Michael S. Tsirkin wrote:
On Thu, Jan 14, 2016 at 07:20:32PM +0200, Marcel Apfelbaum wrote:
On 01/14/2016 05:37 PM, Michael S. Tsirkin wrote:
On Thu, Jan 14, 2016 at 05:23:27PM +0200, Marcel Apfelbaum wrote:
On 01/14/2016 04:49 PM, Michael S. Tsirkin wrote:
On Thu,
On Thu, Jan 14, 2016 at 03:30:41PM +0100, Laszlo Ersek wrote:
> > 2. The same as with pxb, disable Integrated End points for pxb-pcie.
>
> My vote, without a doubt.
Yea, me too.
On a related note: I wonder whether enough resources will be allocated
to the bridge to actually make it possible to
On 01/14/2016 04:30 PM, Laszlo Ersek wrote:
On 01/14/16 13:24, Marcel Apfelbaum wrote:
On 01/11/2016 08:57 PM, Marcel Apfelbaum wrote:
On 01/11/2016 08:44 PM, Laszlo Ersek wrote:
On 01/11/16 19:01, Marcel Apfelbaum wrote:
On 01/11/2016 07:15 PM, Laszlo Ersek wrote:
On 01/11/16 17:34, Marcel
On Mon, 11 Jan 2016 14:24:23 +0200
Marcel Apfelbaum wrote:
> Two reasons:
> - PCI Spec indicates that while the bit is not set
>the memory sizing is not finished.
> - pci_bar_address will return PCI_BAR_UNMAPPED
>and a previous value can be accidentally overridden
>
On 01/11/16 17:34, Marcel Apfelbaum wrote:
> On 01/11/2016 06:11 PM, Laszlo Ersek wrote:
>> On 01/11/16 13:24, Marcel Apfelbaum wrote:
>>> Two reasons:
>>> - PCI Spec indicates that while the bit is not set
>>> the memory sizing is not finished.
>>> - pci_bar_address will return
On 01/11/2016 06:11 PM, Laszlo Ersek wrote:
On 01/11/16 13:24, Marcel Apfelbaum wrote:
Two reasons:
- PCI Spec indicates that while the bit is not set
the memory sizing is not finished.
- pci_bar_address will return PCI_BAR_UNMAPPED
and a previous value can be accidentally
On 01/11/16 13:24, Marcel Apfelbaum wrote:
> Two reasons:
> - PCI Spec indicates that while the bit is not set
>the memory sizing is not finished.
> - pci_bar_address will return PCI_BAR_UNMAPPED
>and a previous value can be accidentally overridden
>if the command register is
On 01/11/2016 04:07 PM, Igor Mammedov wrote:
On Mon, 11 Jan 2016 14:24:23 +0200
Marcel Apfelbaum wrote:
Two reasons:
- PCI Spec indicates that while the bit is not set
the memory sizing is not finished.
- pci_bar_address will return PCI_BAR_UNMAPPED
and a
On 01/11/2016 08:44 PM, Laszlo Ersek wrote:
On 01/11/16 19:01, Marcel Apfelbaum wrote:
On 01/11/2016 07:15 PM, Laszlo Ersek wrote:
On 01/11/16 17:34, Marcel Apfelbaum wrote:
On 01/11/2016 06:11 PM, Laszlo Ersek wrote:
On 01/11/16 13:24, Marcel Apfelbaum wrote:
Two reasons:
- PCI Spec
On 01/11/2016 07:15 PM, Laszlo Ersek wrote:
On 01/11/16 17:34, Marcel Apfelbaum wrote:
On 01/11/2016 06:11 PM, Laszlo Ersek wrote:
On 01/11/16 13:24, Marcel Apfelbaum wrote:
Two reasons:
- PCI Spec indicates that while the bit is not set
the memory sizing is not finished.
-
On 01/11/16 19:01, Marcel Apfelbaum wrote:
> On 01/11/2016 07:15 PM, Laszlo Ersek wrote:
>> On 01/11/16 17:34, Marcel Apfelbaum wrote:
>>> On 01/11/2016 06:11 PM, Laszlo Ersek wrote:
On 01/11/16 13:24, Marcel Apfelbaum wrote:
> Two reasons:
>- PCI Spec indicates that while the bit
17 matches
Mail list logo