Signed-off-by: Richard Henderson
---
tcg/tcg-op.c | 16
1 file changed, 8 insertions(+), 8 deletions(-)
diff --git a/tcg/tcg-op.c b/tcg/tcg-op.c
index 393dbcd01c..c29355b67b 100644
--- a/tcg/tcg-op.c
+++ b/tcg/tcg-op.c
@@ -342,8 +342,8 @@ void tcg_gen_divu_i32(TCGv_i32 ret,
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
tcg/mips/tcg-target.c.inc | 231 +++---
1 file changed, 113 insertions(+), 118 deletions(-)
diff --git a/tcg/mips/tcg-target.c.inc b/tcg/mips/tcg-target.c.inc
index e2892edc6a..328984ccff
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 11 +--
1 file changed, 9 insertions(+), 2 deletions(-)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index 720f92ff33..6337b1e8be 100644
--- a/tcg/ppc/tcg-target.c.inc
+++ b/tcg/ppc/tcg-target.c.inc
@@
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
tcg/aarch64/tcg-target.c.inc | 177 +--
1 file changed, 88 insertions(+), 89 deletions(-)
diff --git a/tcg/aarch64/tcg-target.c.inc b/tcg/aarch64/tcg-target.c.inc
index
It saves one insn to load the address of TB+4 instead of TB.
Adjust all of the indexing to match.
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 15 ++-
1 file changed, 10 insertions(+), 5 deletions(-)
diff --git a/tcg/ppc/tcg-target.c.inc
Do not require the translators to jump through concat and
extract of i64 in order to move values to and from env.
Tested-by: Song Gao
Reviewed-by: Song Gao
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
include/tcg/tcg-op-common.h | 3 +++
tcg/tcg-op.c
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 13 +
1 file changed, 13 insertions(+)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index b0b8cd2390..226b5598ac 100644
--- a/tcg/ppc/tcg-target.c.inc
+++ b/tcg/ppc/tcg-target.c.inc
@@ -1055,6
We already register allocate through extended basic blocks,
optimize through extended basic blocks as well.
Signed-off-by: Richard Henderson
---
tcg/optimize.c | 8 +---
1 file changed, 5 insertions(+), 3 deletions(-)
diff --git a/tcg/optimize.c b/tcg/optimize.c
index
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 12
1 file changed, 12 insertions(+)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index 226b5598ac..720f92ff33 100644
--- a/tcg/ppc/tcg-target.c.inc
+++ b/tcg/ppc/tcg-target.c.inc
@@ -1081,6
On Wed, 2023-10-18 at 10:52 +0200, Kevin Wolf wrote:
> Am 16.10.2023 um 17:19 hat David Woodhouse geschrieben:
> > From: David Woodhouse
> >
> > There's no need to force the user to assign a vdev. We can automatically
> > assign one, starting at xvda and searching until we find the first disk
>
Because we trap so many signals for use by the guest,
we have to take extra steps to exit properly.
Acked-by: Helge Deller
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
linux-user/signal.c | 52 -
1 file changed, 28
The set of fatal signals is really immaterial. If one arrives,
and is unhandled, then the qemu process dies and the parent gets
the correct signal.
It is only for those signals which we would like to perform a
guest core dump instead of a host core dump that we need to catch.
Acked-by: Helge
Install the host signal handler at the same time we are
probing the target signals for SIG_IGN/SIG_DFL. Ignore
unmapped target signals.
Acked-by: Helge Deller
Signed-off-by: Richard Henderson
---
linux-user/signal.c | 42 ++
1 file changed, 22
Do not assert success, but return any failure received.
Additionally, fix the method of earlier error return in target_munmap.
Reported-by: Andreas Schwab
Signed-off-by: Richard Henderson
---
linux-user/mmap.c | 30 +-
1 file changed, 17 insertions(+), 13
Distinguish host SIGABRT from guest SIGABRT by mapping
the guest signal onto one of the host RT signals.
This prevents a cycle by which a host assertion failure
is caught and handled by host_signal_handler, queued for
the guest, and then we attempt to continue past the
host abort. What happens
This line is supposed to be unreachable, but if we're going to
have it at all, SIGABRT via abort() is subject to the same signal
peril that created this function in the first place.
We can _exit immediately without peril.
Acked-by: Helge Deller
Reviewed-by: Philippe Mathieu-Daudé
These signals, when not spoofed via kill(), are always bugs.
Use die_from_signal to report this sensibly.
Acked-by: Helge Deller
Signed-off-by: Richard Henderson
---
linux-user/signal.c | 44 +++-
1 file changed, 43 insertions(+), 1 deletion(-)
diff
-lu-20231018
for you to fetch changes up to 38ee0a7dfb4b15407678df26448e4a18fd9a51d4:
linux-user: Remap guest SIGABRT (2023-10-18 16:25:06 -0700)
linux-user/mips: fix abort on integer overflow
linux-user/sh4: Fix crashes on signal
From: Helge Deller
If there is an internal program error in the qemu source code which
raises SIGSEGV or SIGBUS, we currently assume the signal belongs to
the guest. With an artificial error introduced, we will now print
QEMU internal SIGSEGV {code=MAPERR, addr=(nil)}
Signed-off-by: Helge
From: Jiajie Chen
Since support for LSX and LASX is landed in QEMU recently, we can update
HWCAPS accordingly.
Signed-off-by: Jiajie Chen
Reviewed-by: Richard Henderson
Message-Id: <20231001085315.1692667-...@jia.je>
Signed-off-by: Richard Henderson
---
linux-user/elfload.c | 8
1
From: Mikulas Patocka
sh4 uses gUSA (general UserSpace Atomicity) to provide atomicity on CPUs
that don't have atomic instructions. A gUSA region that adds 1 to an
atomic variable stored in @R2 looks like this:
4004b6: 03 c7 mova4004c4 ,r0
4004b8: f3 61
Make host_signal_handler slightly easier to read.
Acked-by: Helge Deller
Signed-off-by: Richard Henderson
---
linux-user/signal.c | 145 ++--
1 file changed, 85 insertions(+), 60 deletions(-)
diff --git a/linux-user/signal.c b/linux-user/signal.c
index
On 10/18/23 01:59, Song Gao wrote:
Some users may not need LSX/LASX, this patch allows the user
enable/disable LSX/LASX features.
e.g
'-cpu max,lsx=on,lasx=on' (default);
'-cpu max,lsx=on,lasx=off' (enabled LSX);
'-cpu max,lsx=off,lasx=on' (error, need lsx=on);
'-cpu max,lsx=off'
From: Jordan Niethe
Direct branch patching was disabled when using TCG_REG_TB in commit
736a1588c1 ("tcg/ppc: Fix race in goto_tb implementation").
The issue with direct branch patching with TCG_REG_TB is the lack of
synchronization between the new TCG_REG_TB being established and the
direct
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
tcg/i386/tcg-target.c.inc | 184 ++
1 file changed, 89 insertions(+), 95 deletions(-)
diff --git a/tcg/i386/tcg-target.c.inc b/tcg/i386/tcg-target.c.inc
index 788d608150..a3c0473395
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
tcg/arm/tcg-target.c.inc | 203 +++
1 file changed, 97 insertions(+), 106 deletions(-)
diff --git a/tcg/arm/tcg-target.c.inc b/tcg/arm/tcg-target.c.inc
index 0d9c2d157b..fc78566494
Begin disconnecting CONFIG_SOFTMMU from !CONFIG_USER_ONLY.
Introduce a variable which can be set at startup to select
one method or another for user-only.
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
include/tcg/tcg.h | 8 ++--
tcg/tcg-op-ldst.c | 14
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 3 +++
1 file changed, 3 insertions(+)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index db3212083b..6496f76e41 100644
--- a/tcg/ppc/tcg-target.c.inc
+++ b/tcg/ppc/tcg-target.c.inc
@@ -2753,6 +2753,9 @@ static
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
tcg/s390x/tcg-target.c.inc | 161 ++---
1 file changed, 79 insertions(+), 82 deletions(-)
diff --git a/tcg/s390x/tcg-target.c.inc b/tcg/s390x/tcg-target.c.inc
index 4ef9ac3d5b..fbee43d3b0
-tcg-20231018
for you to fetch changes up to b540757b7f711eaf069f530916005cf8cfe7c00f:
target/i386: Use i128 for 128 and 256-bit loads and stores (2023-10-18
12:33:08 -0700)
tcg: Drop unused tcg_temp_free define
tcg: Introduce
This appears to slightly improve performance on power9/10.
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index 6496f76e41..c31da4da9d 100644
---
Provide a define to allow !tcg_use_softmmu code paths to
compile in system mode, but require elimination.
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
tcg/tcg.c | 4
1 file changed, 4 insertions(+)
diff --git a/tcg/tcg.c b/tcg/tcg.c
index
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/8.2 for any
user-visible changes.
signature.asc
Description: PGP signature
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/8.2 for any
user-visible changes.
signature.asc
Description: PGP signature
On 10/15/23 23:31, Paolo Bonzini wrote:
Make all items of config-host.h consistent. To keep the
--disable-coroutine-pool
code visible to the compiler, mutuate the IS_ENABLED() macro from Linux.
Signed-off-by: Paolo Bonzini
---
include/qemu/compiler.h | 15 +++
meson.build
When the offset is out of range of the non-prefixed insn, but
fits the 34-bit immediate of the prefixed insn, use that.
Reviewed-by: Jordan Niethe
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 66
1 file changed, 66 insertions(+)
diff
The prefixed instruction has a pc-relative form to use here.
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 24
1 file changed, 24 insertions(+)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index 34df9144cc..79e82d2f94 100644
---
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index 5c873b2161..5cecc6ed95 100644
--- a/tcg/ppc/tcg-target.c.inc
+++ b/tcg/ppc/tcg-target.c.inc
@@ -221,7
Signed-off-by: Richard Henderson
---
target/i386/tcg/translate.c | 63 +
1 file changed, 29 insertions(+), 34 deletions(-)
diff --git a/target/i386/tcg/translate.c b/target/i386/tcg/translate.c
index d2061ec44a..0c81e066de 100644
---
The prefixed instructions have a pc-relative form to use here.
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 9 +
1 file changed, 9 insertions(+)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index 79e82d2f94..db3212083b 100644
---
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
tcg/loongarch64/tcg-target.c.inc | 126 +++
1 file changed, 61 insertions(+), 65 deletions(-)
diff --git a/tcg/loongarch64/tcg-target.c.inc b/tcg/loongarch64/tcg-target.c.inc
index
Signed-off-by: Richard Henderson
---
tcg/riscv/tcg-target.c.inc | 185 +++--
1 file changed, 94 insertions(+), 91 deletions(-)
diff --git a/tcg/riscv/tcg-target.c.inc b/tcg/riscv/tcg-target.c.inc
index dc71f829d1..34e10e77d9 100644
---
With ISA v3.0, we can use ADDPCIS instead of BCL+MFLR to load NIA.
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 25 ++---
1 file changed, 22 insertions(+), 3 deletions(-)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index
PADDI can load 34-bit immediates and 34-bit pc-relative addresses.
Reviewed-by: Jordan Niethe
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 51
1 file changed, 51 insertions(+)
diff --git a/tcg/ppc/tcg-target.c.inc
Fix TCG_GUEST_BASE_REG to use 'TCG_REG_R30' instead of '30'.
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: Richard Henderson
---
tcg/ppc/tcg-target.c.inc | 284 ---
1 file changed, 143 insertions(+), 141 deletions(-)
diff --git
From: Mike Frysinger
Use of the API was removed a while back, but the define wasn't.
Signed-off-by: Mike Frysinger
Reviewed-by: Philippe Mathieu-Daudé
Message-Id: <20231015010046.16020-1-vap...@gentoo.org>
Signed-off-by: Richard Henderson
---
include/tcg/tcg-op.h | 2 --
1 file changed, 2
Fixes: 92c041c59b ("tcg/riscv: Add the prologue generation and register the
JIT")
Signed-off-by: Richard Henderson
---
tcg/riscv/tcg-target.c.inc | 6 --
1 file changed, 4 insertions(+), 2 deletions(-)
diff --git a/tcg/riscv/tcg-target.c.inc b/tcg/riscv/tcg-target.c.inc
index
From: Mikulas Patocka
QEMU mips userspace emulation crashes with "qemu: unhandled CPU exception
0x15 - aborting" when one of the integer arithmetic instructions detects
an overflow.
This patch fixes it so that it delivers SIGFPE with FPE_INTOVF instead.
Cc: qemu-sta...@nongnu.org
The previous change, 2d385be6152, assumed !PAGE_VALID meant that
the page would be unmapped by the elf image. However, since we
reserved the entire image space via mmap, PAGE_VALID will always
be set. Instead, assume PROT_NONE for the same condition.
Furthermore, assume bss is only ever present
Do not return a valid signal number in one domain
when given an invalid signal number in the other domain.
Acked-by: Helge Deller
Signed-off-by: Richard Henderson
---
linux-user/signal.c | 72 -
1 file changed, 38 insertions(+), 34 deletions(-)
diff
On 10/18/23 06:30, Philippe Mathieu-Daudé wrote:
Hi,
There is no point in exposing an internal MMIO region via
SysBus and directly mapping it in the very same device.
This series replaces a sequence of:
- sysbus_init_mmio()
- sysbus_mmio_map()
by a single call to memory_region_add_subregion().
From: David Woodhouse
The interrupt from timer 0 in legacy mode is supposed to go to IRQ 0 on
the i8259 and IRQ 2 on the I/O APIC. The generic x86 GSI handling can't
cope with IRQ numbers differing between the two chips (despite it also
being the case for PCI INTx routing), so add a special case
On 10/14/23 03:01, Paolo Bonzini wrote:
The implementation was validated with OpenSSL and with the test vectors in
https://github.com/rust-lang/stdarch/blob/master/crates/core_arch/src/x86/sha.rs.
The instructions provide a ~25% improvement on hashing a 64 MiB file:
runtime goes down from 1.8
On 10/14/23 03:01, Paolo Bonzini wrote:
@@ -179,6 +180,9 @@
#define p_66_f3_f2.valid_prefix = P_66 | P_F3 | P_F2,
#define p_00_66_f3_f2 .valid_prefix = P_00 | P_66 | P_F3 | P_F2,
+static X86OpEntry illegal_opcode =
+X86_OP_ENTRY0(illegal);
const.
+static void
On 18/10/23 7:58 pm, Fabiano Rosas wrote:
Het Gala writes:
Fabiano, would your below commits impact this patchset 'make check'
tests ? Because you have added tests for file based migration, which is
still not included in this patchset.
AFAICS, the tests shouldn't break.
I tried two
On 18/10/2023 21.11, Vladimir Sementsov-Ogievskiy wrote:
We open ipv4 listening socket. But "localhost" in qemu parameters may
load to Qemu trying to connect with ipv6 and fail with "Connection
refused". Force ipv4 by using ipv4 ip address.
Signed-off-by: Vladimir Sementsov-Ogievskiy
---
Philippe Mathieu-Daudé writes:
> On 18/10/23 15:02, Daniel P. Berrangé wrote:
>> On Wed, Oct 18, 2023 at 02:37:45PM +0200, Markus Armbruster wrote:
>>> Daniel P. Berrangé writes:
>>>
If printing a QAPI schema object for debugging we get the classname and
a hex value for the instance:
On 18/10/2023 15.30, Philippe Mathieu-Daudé wrote:
There is no point in exposing an internal MMIO region via
SysBus and directly mapping it in the very same device.
Just map it without using the SysBus API.
Signed-off-by: Philippe Mathieu-Daudé
---
hw/ppc/pnv_xscom.c | 4 +---
1 file
On 18/10/2023 15.30, Philippe Mathieu-Daudé wrote:
pnv_xscom_realize() is not used to *realize* QDev object, rename
it as pnv_xscom_init(). The Error** argument is unused: remove it.
Signed-off-by: Philippe Mathieu-Daudé
---
include/hw/ppc/pnv_xscom.h | 2 +-
hw/ppc/pnv.c |
On 18/10/2023 15.30, Philippe Mathieu-Daudé wrote:
In order to make the next commit trivial, move sysbus_init_mmio()
calls just before the corresponding sysbus_mmio_map() calls.
Signed-off-by: Philippe Mathieu-Daudé
---
include/hw/ppc/pnv_xscom.h | 2 +-
hw/ppc/pnv.c | 9
Victor Toso writes:
> On Wed, Oct 18, 2023 at 01:00:07PM +0200, Markus Armbruster wrote:
>> Victor Toso writes:
>>
>> > flake8 complained:
>> > ./main.py:60:1: E302 expected 2 blank lines, found 1
>> >
>> > Which is simple enough. My vim has black [0] enabled by default, so it
>> > did
On 18/10/2023 15.30, Philippe Mathieu-Daudé wrote:
There is no point in exposing an internal MMIO region via
SysBus and directly mapping it in the very same device.
Just map it without using the SysBus API.
Signed-off-by: Philippe Mathieu-Daudé
---
hw/ppc/pnv.c | 5 ++---
1 file changed, 2
On 18/10/2023 15.30, Philippe Mathieu-Daudé wrote:
In order to make the next commit trivial, move sysbus_init_mmio()
calls just before the corresponding sysbus_mmio_map() calls.
Signed-off-by: Philippe Mathieu-Daudé
---
hw/intc/spapr_xive.c | 6 +++---
1 file changed, 3 insertions(+), 3
On 18/10/2023 15.30, Philippe Mathieu-Daudé wrote:
There is no point in exposing an internal MMIO region via
SysBus and directly mapping it in the very same device.
Just map it without using the SysBus API.
Signed-off-by: Philippe Mathieu-Daudé
---
hw/intc/spapr_xive.c | 12 ++--
1
On Wed, 18 Oct 2023 21:40:23 +0900,
Geert Uytterhoeven wrote:
>
> The new Linux SH7750 clock driver uses the registers for power-down
> mode control, causing a crash:
>
> byte read to SH7750_STBCR_A7 (0x1fc4) not supported
> Aborted (core dumped)
>
> Fix this by adding
Of the changes in this commit, the changes in `HELPER(commit_hvx_stores)()`
are less obvious. They are required because of some macro invocations like
SCATTER_OP_WRITE_TO_MEM().
e.g.:
In file included from ../target/hexagon/op_helper.c:31:
../target/hexagon/mmvec/macros.h:205:18: error:
The following changes since commit deaca3fd30d3a8829160f8d3705d65ad83176800:
Merge tag 'pull-vfio-20231018' of https://github.com/legoater/qemu into
staging (2023-10-18 06:21:15 -0400)
are available in the Git repository at:
https://github.com/quic/qemu tags/pull-hex-20231018
for you
>-Original Message-
>From: Cédric Le Goater
>Sent: Wednesday, October 18, 2023 4:04 PM
>Subject: Re: [PATCH v2 02/27] vfio: Introduce base object for VFIOContainer and
>targetted interface
>
>On 10/18/23 04:41, Duan, Zhenzhong wrote:
>> Hi Cédric,
>>
>>> -Original Message-
>>>
在 2023/10/19 上午7:47, Richard Henderson 写道:
On 10/18/23 01:59, Song Gao wrote:
Some users may not need LSX/LASX, this patch allows the user
enable/disable LSX/LASX features.
e.g
'-cpu max,lsx=on,lasx=on' (default);
'-cpu max,lsx=on,lasx=off' (enabled LSX);
'-cpu max,lsx=off,lasx=on'
On 10/18/2023 9:27 PM, Michael S. Tsirkin wrote:
On Sat, Oct 07, 2023 at 02:58:19AM -0400, Xiaoyao Li wrote:
pc_machine_kvm_type() was introduced by commit e21be724eaf5 ("i386/xen:
add pc_machine_kvm_type to initialize XEN_EMULATE mode") to do Xen
specific initialization by utilizing kvm_type
On 10/14/23 03:01, Paolo Bonzini wrote:
+static void gen_CMPccXADD(DisasContext *s, CPUX86State *env, X86DecodedInsn
*decode)
+{
+TCGv z_tl = tcg_constant_tl(0);
+TCGLabel *label_top = gen_new_label();
+TCGLabel *label_bottom = gen_new_label();
+TCGv oldv = tcg_temp_new();
+
On Wed, 18 Oct, 2023, 11:14 pm Michael S. Tsirkin, wrote:
> On Wed, Oct 18, 2023 at 11:08:11PM +0530, Ani Sinha wrote:
> >
> >
> > On Wed, 18 Oct, 2023, 5:35 pm Michael S. Tsirkin,
> wrote:
> >
> > On Tue, Sep 12, 2023 at 05:36:50PM +0530, Ani Sinha wrote:
> > > PAE mode in x86 supports
From: Matheus Tavares Bernardino
As docs/devel/loads-stores.rst states:
``GETPC()`` should be used with great care: calling
it in other functions that are *not* the top level
``HELPER(foo)`` will cause unexpected behavior. Instead, the
value of ``GETPC()`` should be read from the helper
On 10/14/23 03:01, Paolo Bonzini wrote:
+[0x28] = X86_OP_ENTRY2(SUB, E,b, G,b),
+[0x29] = X86_OP_ENTRY2(SUB, E,v, G,v),
+[0x2A] = X86_OP_ENTRY2(SUB, G,b, E,b),
+[0x2B] = X86_OP_ENTRY2(SUB, G,v, E,v),
+[0x2C] = X86_OP_ENTRY2(SUB, 0,b, I,b), /* AL, Ib */
+[0x2D] =
On 10/14/23 03:01, Paolo Bonzini wrote:
gen_jcc() has been changed to accept a relative offset since the
new decoder was written. Adjust the J operand, which is meant
to be used with jump instructions such as gen_jcc(), to not
include the program counter and to not truncate the result, as
both
On 10/14/23 03:01, Paolo Bonzini wrote:
The new x86 decoder wants to compute EFLAGS before writeback, which
can be an issue for some instructions such as ARPL. Extract code
to compute the EFLAGS without clobbering CC_SRC, in case the ARPL
memory write causes a fault.
Signed-off-by: Paolo
On 10/15/23 13:39, Sam James wrote:
Did anything happen with this, or did it get stuck?
We just had another user hit it in Gentoo at
https://bugs.gentoo.org/915809.
It looks like openembedded (obviously given the author) and Alpine have
been using this for nearly a year.
I might be wrong,
On 18/10/23 08:24, Thomas Huth wrote:
Some subfolders in tests/tcg/ are already listed in the MAINTAINERS
file, some others aren't listed yet. Add the missing ones now to the
MAINTAINERS file, too, to make sure that get_maintainers.pl reports
the correct maintainer.
Signed-off-by: Thomas Huth
On 10/18/2023 12:47 AM, Eugenio Perez Martin wrote:
External email: Use caution opening links or attachments
On Mon, Sep 18, 2023 at 6:51 AM Yajun Wu wrote:
This series of patches aims to minimize the downtime during live migration of a
virtio-net device with a vhost-user backend. In the
Enable Windows-specific defaults with a machine file, so that related
options can be automatically parsed and included in the help message.
Signed-off-by: Paolo Bonzini
---
configs/meson/windows.txt | 9 +
configure | 37 ++-
Make all items of config-host.h consistent. To keep the
--disable-coroutine-pool
code visible to the compiler, mutuate the IS_ENABLED() macro from Linux.
Signed-off-by: Paolo Bonzini
---
include/qemu/compiler.h | 15 +++
meson.build | 2 +-
On 18.10.23 09:47, Markus Armbruster wrote:
Vladimir Sementsov-Ogievskiy writes:
On 17.10.23 18:00, Markus Armbruster wrote:
Vladimir Sementsov-Ogievskiy writes:
Send a new event when guest reads virtio-pci config after
virtio_notify_config() call.
That's useful to check that guest
The analyze-migration.py script fails on s390x hosts:
Traceback (most recent call last):
File "scripts/analyze-migration.py", line 662, in
dump.read(dump_memory = args.memory)
File "scripts/analyze-migration.py", line 596, in read
classdesc = self.section_classes[section_key]
On 10/18/23 00:14, Glenn Miles wrote:
Wires up four I2C controller instances to the powernv10 chip
XSCOM address space.
Each controller instance is wired up to two I2C buses of
its own. No other I2C devices are connected to the buses
at this time.
Signed-off-by: Glenn Miles
---
Based-on:
Adding Cc: qemu-triv...@nongnu.org because these changes don't need to go
through the ppc tree.
On 10/2/23 14:23, Cédric Le Goater wrote:
Hello,
All PPC files should now be correctly assigned to some entry.
Cheers,
Last patch should be dropped though. It is replaced by:
Peter Xu writes:
> On Tue, Oct 17, 2023 at 04:12:40PM +0200, Markus Armbruster wrote:
>> Peter Xu writes:
>>
>> > Migration bandwidth is a very important value to live migration. It's
>> > because it's one of the major factors that we'll make decision on when to
>> > switchover to destination
Juan Quintela writes:
> Markus Armbruster wrote:
>> Juan Quintela writes:
>>
>>> Use blockdev-mirror with NBD instead.
>>>
>>> Reviewed-by: Thomas Huth
>>> Acked-by: Stefan Hajnoczi
>>> Signed-off-by: Juan Quintela
>>>
>>> ---
>>>
>>> Improve documentation and style (thanks Markus)
>>> ---
Add support for the query-cpu-model-expansion QMP command to LoongArch.
We only support query the 'max' cpu features.
e.g
start with '-cpu max,lasx=off'
(QEMU) query-cpu-model-expansion type=static model={"name":"max"}
{"return": {"model": {"name": "max", "props": {"lasx": false,
Hi,
This series adds the cpu model 'max' support. and allow users
enable/disable LSX/LASX features.
Song Gao (3):
target/loongarch: Add cpu model 'max'
target/loongarch: Allow user enable/disable LSX/LASX features
target/loongarch: Implement query-cpu-model-expansion
Vladimir Sementsov-Ogievskiy writes:
> On 17.10.23 17:57, Markus Armbruster wrote:
>> Vladimir Sementsov-Ogievskiy writes:
>>
>>> Add command to sync config from vhost-user backend to the device. It
>>> may be helpful when VHOST_USER_SLAVE_CONFIG_CHANGE_MSG failed or not
>>> triggered
Vladimir Sementsov-Ogievskiy writes:
> On 17.10.23 18:00, Markus Armbruster wrote:
>> Vladimir Sementsov-Ogievskiy writes:
>>
>>> Send a new event when guest reads virtio-pci config after
>>> virtio_notify_config() call.
>>>
>>> That's useful to check that guest fetched modified config, for
This is an error in Python 3.12; fix it by using a raw string literal.
Cc: qemu-sta...@nongnu.org
Signed-off-by: Paolo Bonzini
---
docs/sphinx/hxtool.py | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/docs/sphinx/hxtool.py b/docs/sphinx/hxtool.py
index
From: John Snow
Whichever python is used to run iotest 297 should be the one used to
actually run the linters.
Signed-off-by: John Snow
Message-ID: <20230621002121.1609612-5-js...@redhat.com>
Signed-off-by: Paolo Bonzini
---
tests/qemu-iotests/linters.py | 2 +-
1 file changed, 1
On 13/10/2023 16:52, Philippe Mathieu-Daudé wrote:
> On 13/10/23 03:55, Li Zhijian wrote:
>> void cxl_component_register_block_init(Object *obj,
>> CXLComponentState *cxl_cstate,
>> const char *type)
>> {
>>
Note that this intercept is special; it is checked before the #GP
exception.
Signed-off-by: Paolo Bonzini
---
target/i386/svm.h | 1 +
target/i386/tcg/translate.c | 1 +
2 files changed, 2 insertions(+)
diff --git a/target/i386/svm.h b/target/i386/svm.h
index f9a785489d8..1bd78447306
This is an error in Python 3.12; fix it by using a raw string literal.
Cc: qemu-sta...@nongnu.org
Signed-off-by: Paolo Bonzini
---
target/hexagon/hex_common.py | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/target/hexagon/hex_common.py b/target/hexagon/hex_common.py
From: John Snow
Resolve the build_root before we append more items onto it so that the
environment output is more concise with less parent directory confetti
in it.
Signed-off-by: John Snow
Message-ID: <20230621002121.1609612-4-js...@redhat.com>
Signed-off-by: Paolo Bonzini
---
Keep together all the conditions that lead to disabling plugins, and
remove now-dead code.
Since the option was not in SKIP_OPTIONS, it was present twice in
the help message, both from configure and from meson-buildoptions.sh.
Remove the duplication and take the occasion to document the option as
Signed-off-by: Paolo Bonzini
---
meson.build | 5 +
1 file changed, 5 insertions(+)
diff --git a/meson.build b/meson.build
index 2bda62a2b1b..0182622aede 100644
--- a/meson.build
+++ b/meson.build
@@ -4021,6 +4021,11 @@ summary(summary_info, bool_yn: true, section:
'Directories')
Signed-off-by: Paolo Bonzini
---
hw/remote/meson.build | 4 +++-
stubs/vfio-user-obj.c => hw/remote/vfio-user-obj-stub.c | 0
stubs/meson.build | 1 -
3 files changed, 3 insertions(+), 2 deletions(-)
rename
1 - 100 of 689 matches
Mail list logo