On Wed, 26 Jan 2005 23:06:41 +0100
Baurjan Ismagulov <[EMAIL PROTECTED]> wrote:
> On Wed, Jan 26, 2005 at 12:26:10AM -0800, William Lee Irwin III wrote:
> > Are you sure a bugfix merits a copyright attribution? It's atypical
> > elsewhere...
>
> IANAL, but as I understand section 2 of GPL, it req
--
Your message was directed to ListGuru for processing, but it did not
appear to contain any ListGuru commands. You must put all commands in the
message BODY and your message needs to be sent in PLAIN TEXT, not HTML, rich
text
or any other form of encoding. Only plain-text messages will
On Wed, Jan 26, 2005 at 12:26:10AM -0800, William Lee Irwin III wrote:
> Are you sure a bugfix merits a copyright attribution? It's atypical
> elsewhere...
IANAL, but as I understand section 2 of GPL, it requires that any
changes are logged.
With kind regards,
Baurjan.
-
To unsubscribe from this
Dnia 26-01-2005 o godz. 9:26 William Lee Irwin III napisał(a):
> On Wed, Jan 26, 2005 at 09:24:42AM +0100, Krzysztof Helt wrote:
> > Here is a patch for FPU context switching in SMP.
> > A copy_thread() function clears PF_USEDFPU flag for a new thread,
> > but it does not clear the PSR_EF bit. Thus
On Wed, Jan 26, 2005 at 09:24:42AM +0100, Krzysztof Helt wrote:
> Here is a patch for FPU context switching in SMP.
> A copy_thread() function clears PF_USEDFPU flag for a new thread,
> but it does not clear the PSR_EF bit. Thus, a first FPU exception
> called from the child thread is not handled p
Here is a patch for FPU context switching in SMP.
A copy_thread() function clears PF_USEDFPU flag for a new thread,
but it does not clear the PSR_EF bit. Thus, a first FPU exception
called from the child thread is not handled properly. I made the
patch after PPC and MIPS architectures - both clear
