(http://obfm42.com/4dqu5jlxnapr5u1nrl/index0.html)
(http://obfm42.com/noqhyjm5nj3makfn5y/index1.html)
(http://obfm42.com/zyqenjjunbfrxzcvmd/index2.html)
Tee shirt KAPORAL5 Zybla Turquoise
(http://obfm42.com/wgq3gjzynzomj4xvps/index3.html)
Kaporal 5
(http://obfm42.com/dyd5n5nkv5crppczfy/index
Newsletter - OZOA-chemises Pour visualiser correctement ce message, acc=C3=
=A9dez =C3=A0 la version en ligne, ou signaler comme ind=C3=A9sirable CHEMI=
SE HOMME | CHEMISIER FEMME | NOUVEAUTES | BONNES AFFAIRES CHEMISES HOMME CH=
EMISIERS FEMME Ozoa-chemises est le n=C2=B01 de la vente de chemises
您好：
现本公司有一部分专用税――票代开；
贵公司如有需要，欢迎您的来电与我联系：
负责人：张先生(0)15989349144
--
Precog is a next-generation analytics platform capable of advanced
analytics on semi-structured data. The platform includes APIs for building
From: Linus Walleij
This registers the PL022 PrimeCell from the U300 device
tree. We make a new copy of the platform data for the
device tree boot path, as the old platform data is in an
older file which will be going away.
Signed-off-by: Linus Walleij
---
arch/arm/boot/dts/ste-u300.dts | 7 +
From: Linus Walleij
This probes the U300 dummy-spichip from the device tree
and adds the apropriate node to the tree.
Signed-off-by: Linus Walleij
---
arch/arm/boot/dts/ste-u300.dts| 5 +
arch/arm/mach-u300/dummyspichip.c | 6 ++
2 files changed, 11 insertions(+)
diff --git a/arch
From: Girish K S
This patch adds support for the exynos5440 spi controller.
The integration of the spi IP in exynos5440 is different from
other SoC's. The I/O pins are no more configured via gpio, they
have dedicated pins.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c | 12
From: Girish K S
The existing driver supports gpio based /cs signal.
For controller's that have one device per controller,
the slave device's /cs signal might be internally controlled
by the chip select bit of slave select register. They are not
externally asserted/deasserted using gpio pin.
Thi
From: Girish K S
The 64xx spi driver supports partial polling mode.
Only the last chunk of the transfer length is transferred
or recieved in polling mode.
Some SoC's that adopt this controller might not have have dma
interface. This patch adds support for complete polling mode
and gives flexibit
This patch series adds support for the polling mode only. Also 2nd patch
in the series adds support for dedicated cs pin. After Thomas's patch for
using default gpio is merged(commit id: 00ab539), one of the patch in this
series is dropped and new series is generated.
Girish K S (3):
spi: s3c64x
