ned-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c |3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c
index d170cc0..ea82baa 100644
--- a/drivers/spi/spi-s3c64xx.c
+++ b/drivers/spi/spi-s3c64xx.c
@@ -434,6 +434,9 @@
This patch series adds support for the dedicated cs pin and
support for exynos5440 spi controller. The first patch
"Polling support for s3c64xx spi controller" in the previous
serias is already applied to Mark's spi-next branch. So created
a new series with remaining 2 patches.
From: Girish K S
This patch adds support for the exynos5440 spi controller.
The integration of the spi IP in exynos5440 is different from
other SoC's. The I/O pins are no more configured via gpio, they
have dedicated pins.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c |
From: Girish K S
The existing driver supports gpio based /cs signal.
For controller's that have one device per controller,
the slave device's /cs signal might be internally controlled
by the chip select bit of slave select register. They are not
externally asserted/deasserted usin
From: Girish K S
This patch adds support for the exynos5440 spi controller.
The integration of the spi IP in exynos5440 is different from
other SoC's. The I/O pins are no more configured via gpio, they
have dedicated pins.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c |
From: Girish K S
The existing driver supports gpio based /cs signal.
For controller's that have one device per controller,
the slave device's /cs signal might be internally controlled
by the chip select bit of slave select register. They are not
externally asserted/deasserted usin
From: Girish K S
The 64xx spi driver supports partial polling mode.
Only the last chunk of the transfer length is transferred
or recieved in polling mode.
Some SoC's that adopt this controller might not have have dma
interface. This patch adds support for complete polling mode
and
This patch series adds support for the polling mode only. Also 2nd patch
in the series adds support for dedicated cs pin. After Thomas's patch for
using default gpio is merged(commit id: 00ab539), one of the patch in this
series is dropped and new series is generated.
Girish K S (3):
From: Girish K S
This patch adds support for the exynos5440 spi controller.
The integration of the spi IP in exynos5440 is different from
other SoC's. The I/O pins are no more configured via gpio, they
have dedicated pins.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c |
From: Girish K S
The existing driver supports gpio based /cs signal.
For controller's that have one device per controller,
the slave device's /cs signal might be internally controlled
by the chip select bit of slave select register. They are not
externally asserted/deasserted usin
From: Girish K S
The 64xx spi driver supports partial polling mode.
Only the last chunk of the transfer length is transferred
or recieved in polling mode.
Some SoC's that adopt this controller might not have have dma
interface. This patch adds support for complete polling mode
and
This patch series adds support for the polling mode only. Also 2nd patch
in the series adds support for dedicated cs pin. After Thomas's patch for
using default gpio is merged(commit id: 00ab539), one of the patch in this
series is dropped and new series is generated.
Girish K S (3):
From: Girish K S
This patch adds support for the exynos5440 spi controller.
The integration of the spi IP in exynos5440 is different from
other SoC's. The I/O pins are no more configured via gpio, they
have dedicated pins.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c |
From: Girish K S
The 64xx spi driver supports partial polling mode.
Only the last chunk of the transfer length is transferred
or recieved in polling mode.
Some SoC's that adopt this controller might not have have dma
interface. This patch adds support for complete polling mode
and
From: Girish K S
Currently the drivers supports only the GPIO based i/o pins.
But there are Exynos SoC's that use the same controller with
dedicated i/o pins.
This patch provides provision to support gpio/dedicated pins.
The decision is made by parsing the "gpios" property
From: Girish K S
The existing driver supports gpio based /cs signal.
For controller's that have one device per controller,
the slave device's /cs signal might be internally controlled
by the chip select bit of slave select register. They are not
externally asserted/deasserted usin
From: Girish K S
This patch adds support for the exynos5440 spi controller.
The integration of the spi IP in exynos5440 is different from
other SoC's. The I/O pins are no more configured via gpio, they
have dedicated pins.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c
From: Girish K S
The existing driver supports gpio based /cs signal.
For controller's that have one device per controller,
the slave device's /cs signal might be internally controlled
by the chip select bit of slave select register. They are not
externally asserted/deasserted usin
From: Girish K S
Currently the drivers supports only the GPIO based i/o pins.
But there are Exynos SoC's that use the same controller with
dedicated i/o pins.
This patch provides provision to support gpio/dedicated pins.
The decision is made by parsing the "gpios" property
From: Girish K S
The status of the interrupt is available in the status register,
so reading the clear pending register and writing back the same
value will not actually clear the pending interrupts. This patch
modifies the interrupt handler to read the status register and
clear the
From: Girish K S
The 64xx spi driver supports partial polling mode.
Only the last chunk of the transfer length is transferred
or recieved in polling mode.
Some SoC's that adopt this controller might not have have dma
interface. This patch adds support for complete polling mode
and
the merge of generic dma
patch. resolved the merge conflicts and tested for the functionality
Girish K S (5):
spi: s3c64xx: modified error interrupt handling and init
spi: s3c64xx: added support for polling mode
spi: s3c64xx: Added provision for non-gpio i/o's
spi: s3c64xx: Adde
-off-by: Girish K S
---
changes in v2:
Removed the gpio quirk. Parse the "gpios" property
to decide whether gpio / dedicated i/o lines should
be used.
drivers/spi/spi-s3c64xx.c |8
1 file changed, 8 insertions(+)
dif
er to select poll/dma mode.
Signed-off-by: Girish K S
---
changes in v2:
Added quirk to force polling mode. Modified the
wait_for_zfer function, to handle the polling mode
support. Before reading the data from the Rx fifo,
no. of itera
the clear pending register.
Modified the hwInit function to clear all the pending interrupts.
Signed-off-by: Girish K S
---
changes in v2:
Modified the interrupt handler to clear the pending
register after setting to value 1.
drivers/spi/spi-s3c64xx.c | 41
This patch adds support for the exynos5440 spi controller.
The integration of the spi IP in exynos5440 is different from
other SoC's. The I/O pins are no more configured via gpio, they
have dedicated pins.
Signed-off-by: Girish K S
---
changes in v2:
the fifo mask modifi
H 4/5]: provision to support dedicated cs pin
[PATCH 5/5]: support exynos5440 SoC in polling mode
Tested this patch on exynos5250 in dma mode, and exynos5440 in
polling mode.
Girish K S (5):
spi: s3c64xx: modified error interrupt handling and init
spi: s3c64xx: added support for polling mode
patch adds support for controllers with dedicated /cs pin.
if "cs-gpio" property doesnt exist in a spi dts node, the controller
would treat the /cs pin as dedicated.
Signed-off-by: Girish K S
---
changes in v2:
added provision to use either gpio/dedicated pins as chip
This patch adds support for the exynos5440 spi controller.
The integration of the spi IP in exynos5440 is different from
other SoC's. The I/O pins are no more configured via gpio, they
have dedicated pins.
Signed-off-by: Girish K S
---
changes in v2:
the fifo mask modifi
patch adds support for controllers with dedicated /cs pin.
if "cs-gpio" property doesnt exist in a spi dts node, the controller
would treat the /cs pin as dedicated.
Signed-off-by: Girish K S
---
changes in v2:
added provision to use either gpio/dedicated pins as chip
the clear pending register.
Modified the hwInit function to clear all the pending interrupts.
Signed-off-by: Girish K S
---
changes in v2:
Modified the interrupt handler to clear the pending
register after setting to value 1.
drivers/spi/spi-s3c64xx.c | 41
er to select poll/dma mode.
Signed-off-by: Girish K S
---
changes in v2:
Added quirk to force polling mode. Modified the
wait_for_zfer function, to handle the polling mode
support. Before reading the data from the Rx fifo,
no. of itera
-off-by: Girish K S
---
changes in v2:
Removed the gpio quirk. Parse the "gpios" property
to decide whether gpio / dedicated i/o lines should
be used.
drivers/spi/spi-s3c64xx.c |8
1 file changed, 8 insertions(+)
dif
This patch adds support for the exynos5440 spi controller.
The integration of the spi IP in exynos5440 is different from
other SoC's. The I/O pins are no more configured via gpio, they
have dedicated pins.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c | 12
1
er to select poll/dma mode.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c | 65 +
1 file changed, 30 insertions(+), 35 deletions(-)
diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c
index b770f88..90770bd 100644
--- a/driver
the clear pending register.
Modified the hwInit function to clear all the pending interrupts.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c | 41 +
1 file changed, 25 insertions(+), 16 deletions(-)
diff --git a/drivers/spi/spi-s3c64xx.c b
H 4/4]: Adds the support for exynos5440 SoC, this SoC has
no support for dma transfer and consists of dedicated
i/o pins.
Girish K S (4):
spi: s3c64xx: modified error interrupt handling and init
spi: s3c64xx: added support for polling mode
spi: s3c64xx: add gpio quir
This patch adds support for spi controllers with
dedicated clk/miso/mosi/cs pins. It skips the gpio
parsing and initialization for controllers that
have dedicated pins.
Signed-off-by: Girish K S
---
drivers/spi/spi-s3c64xx.c | 39 +++
1 file changed, 31
38 matches
Mail list logo
