(sorry for jumping in so late in this discussion)
On 05/21/2013 09:14 PM, Scott Wood wrote:
This is Tom's words:
a3m071 relies on SPL always building cmd_nvedit.o and env_common.o and
duplicated CONFIG_ENV_IS_IN_FLASH in the SPL section.
CONFIG_SPL_NET_SUPPORT relies on the same
The generic-board board_init_f function called board_postclk_init twice.
The first one came from arch/arm/lib/board.c, while the second one
from arch/powerpc/lib/board.c.
This commit deletes the first occurrence.
In addition, the second get_clocks call is moved after
board_postclk_init in order
-Original Message-
From: Stefan Roese [mailto:s...@denx.de]
Sent: Wednesday, May 22, 2013 2:09 PM
To: Wood Scott-B07421
Cc: Zhang Ying-B40530; Wood Scott-B07421; x...@theia.denx.de;
u-boot@lists.denx.de; aflem...@gmail.com
Subject: Re: [U-Boot] [PATCH] common/Makefile: Add new symbol
Hi, Benoit,
On Tuesday, May 21, 2013 11:03:01 AM, Alison Wang wrote:
MVF600TWR is a board based on Vybrid MVF600 SoC.
This patch adds basic support for Vybrid MVF600TWR board.
Signed-off-by: Alison Wang b18...@freescale.com
Signed-off-by: Jason Jin jason@freescale.com
Hi Andreas,
On 5/14/2013 05:31, Joe Hershberger wrote:
On Sun, May 12, 2013 at 6:33 AM, Andreas Bießmann
andreas.de...@googlemail.com wrote:
Dear Bo Shen,
On 12.03.2013 07:15, Bo Shen wrote:
Add macb support for sama5d3x devices
Signed-off-by: Bo Shen voice.s...@atmel.com
---
change in
Hi Andreas,
On Tue, 21 May 2013 11:59:26 +0200, Andreas Bießmann
andreas.de...@googlemail.com wrote:
Dear Albert Aribaud,
please pull the following changes from u-boot-atmel/master into
u-boot-arm/master.
The following changes since commit d0a51373131c4ba565a2391d5ed78b87c406ce98:
This patch fixes a bug related to mmc writes.
When doing fatwrites on an SD-Card, MMC bus problems can occur. Depending
on the size of the file, MMC0: Bus busy timeout! is reported, resulting
in an SD-Card that is no longer responding.
It appears to be, that set_cluster can be called with a size
Dear Marek Vasut,
On Tue, 2013-05-21 at 23:38 +0200, Marek Vasut wrote:
Do you mean there is no space left inside that 1K for
lock_cache_for_stack()?
How would you do that ? You need MMU enabled to lock lines IIRC.
I see I don't know enough to continue the discussion, yet.
Concerning the
Dear Sergey Yanovich,
Dear Marek Vasut,
On Tue, 2013-05-21 at 23:38 +0200, Marek Vasut wrote:
Do you mean there is no space left inside that 1K for
lock_cache_for_stack()?
How would you do that ? You need MMU enabled to lock lines IIRC.
I see I don't know enough to continue the
Dear Marek Vasut,
On Wed, 2013-05-22 at 15:04 +0200, Marek Vasut wrote:
Concerning the patch in question, is it possible to allow cache for ram
on PXA270 somehow before we have a final solution?
I dont mind discussing this further and even using DCache for stack in
board_init_f(), but we
Dear Sergey Yanovich,
Dear Marek Vasut,
On Wed, 2013-05-22 at 15:04 +0200, Marek Vasut wrote:
Concerning the patch in question, is it possible to allow cache for ram
on PXA270 somehow before we have a final solution?
I dont mind discussing this further and even using DCache for
Signed-off-by: Gabor Juhos juh...@openwrt.org
Cc: Daniel Schwierzeck daniel.schwierz...@googlemail.com
---
Changes since v2:
- rebased against the master branch of git.denx.de/u-boot.git
Changes since v1:
- rebased against mips/testing
Changes since RFC: ---
---
arch/mips/lib/bootm.c | 60
The MIPS Malta board has a SOFTRES register. Writing a
magic value into that register initiates a board reset.
Use this feature to implement reset support.
Signed-off-by: Gabor Juhos juh...@openwrt.org
Cc: Daniel Schwierzeck daniel.schwierz...@googlemail.com
---
Changes since v2:
- don't use
The pcnet driver uses the pci_phys_to_mem function
to get the memory address of the DMA buffers. This
This assumes an 1:1 mapping between the PCI and
physical memory which is not true on all platforms.
On MIPS platform U-Boot is running within a mapped
memory region, and the pci_phys_to_mem macro
Signed-off-by: Gabor Juhos juh...@openwrt.org
Cc: Daniel Schwierzeck daniel.schwierz...@googlemail.com
---
Changes since v2:
- remove CONFIG_SYS_WRITE_SWAPPED_DATA option, it is not
needed since the __raw_* IO accessors has been fixed.
- rebased against the master branch of
Qemu emulates a PCNET PCI card for the Malta CoreLV board.
Enable the pcnet driver and add board specific ethernet
initialization function to bring it up. Also enable the
CONFIG_CMD_NET and CONFIG_CMD_PING options.
Signed-off-by: Gabor Juhos juh...@openwrt.org
Cc: Daniel Schwierzeck
Add minimal support for the MIPS Malta CoreLV board
emulated by Qemu. The only supported peripherial is
the UART.
This is enough to boot U-Boot to the command prompt
both in little and big endian mode.
Signed-off-by: Gabor Juhos juh...@openwrt.org
Cc: Daniel Schwierzeck
The Linux specific register access macros, the
extern function declarations and the UL suffixes
has been removed.
The header file will be used for the qemu-malta
board.
Signed-off-by: Gabor Juhos juh...@openwrt.org
Cc: Daniel Schwierzeck daniel.schwierz...@googlemail.com
---
Changes since v2:
-
On the origial Malta boards the REVISION register is
accessible at the 0x1fc00010 address. The contents of
this register gives information about the revision
of the Malta and Core Boards.
This register is used by the Linux kernel to identify
the actual board it is running on. However the register
Move the GT64120 register base to 0x1be0
and setup PCI BAR registers as done by the
original YAMON bootloader.
This is needed for running Linux kernel.
Signed-off-by: Gabor Juhos juh...@openwrt.org
Cc: Daniel Schwierzeck daniel.schwierz...@googlemail.com
---
Changes since v2:
- rebased
Qemu emulates the Galileo GT64120 System Controller
which provides a CPU bus to PCI bus bridge.
The patch adds driver for this bridge and enables
PCI support for the emulated Malta board.
Signed-off-by: Gabor Juhos juh...@openwrt.org
Cc: Daniel Schwierzeck daniel.schwierz...@googlemail.com
---
This patch set adds initial support for the MIPS Malta CoreLV
board emulated under Qemu.
The changes since the previous version of the series are described in
the individual patches.
The patches are against the master branch of git.denx.de/u-boot.git
tree.
Depends on the following patch:
Hi Michael,
Michael Heimpold [m...@heimpold.de] wrote:
fw_setenv state=2
dd if=... of=/dev/mmcblk0...
fw_setenv state=1
How about:
fw_setenv state 1 sync
BR // Mats
___
U-Boot mailing list
U-Boot@lists.denx.de
On Tue, Apr 30, 2013 at 10:22:00AM -, Doug Anderson wrote:
It appears that there are some cases where we have more than 4 banks
of memory. Use CONFIG_NR_DRAM_BANKS if it's defined to handle this.
This will take up a little extra stack space (64 bytes extra if we go
up to 8 banks), but
On Tue, Jan 17, 2012 at 09:37:41AM -, Doug Anderson wrote:
This makes fixup_silent_linux() use malloc() to allocate its
working space, meaning that our maximum kernel command line
should only be limited by malloc(). Previously it was silently
overflowing the stack.
Note that nothing
On Sun, May 12, 2013 at 06:14:05PM -, Masahiro Yamada wrote:
Signed-off-by: Masahiro Yamada yamad...@jp.panasonic.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
___
U-Boot mailing list
On Wed, May 15, 2013 at 09:54:41AM -0700, Simon Glass wrote:
This currently has no maintainer listed.
Signed-off-by: Simon Glass s...@chromium.org
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
___
U-Boot
On Wed, May 15, 2013 at 09:54:40AM -0700, Simon Glass wrote:
This still shows the previous maintainer.
Signed-off-by: Simon Glass s...@chromium.org
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
___
U-Boot
From: Gabbasov, Andrew
Sent: Tuesday, May 14, 2013 21:27
To: Albert ARIBAUD; Marek Vasut
Cc: u-boot@lists.denx.de; Masahiro Yamada; tr...@ti.com
Subject: RE: [U-Boot] ARM: cfi_flash: Fix unaligned accesses to cfi_qry
structure
Hello Albert,
From: Albert ARIBAUD
On Fri, May 17, 2013 at 10:56:25PM +0200, Henrik Nordstr?m wrote:
fre 2013-05-17 klockan 14:17 -0400 skrev Tom Rini:
I would say you want to hypothetically add a _felboot build target for
the allwinner boards that instead of building out a regular
CONFIG_SPL_FRAMEWORK (I hope!) SPL spits
On 21/05/13 18:34, Michael Heimpold wrote:
Hi Wolfgang Denx,
Closing a file descriptor does not guarantee that the data has been
successfully saved to disk, as the kernel might defer the write.
What is the exact problem you are trying to fix?
I mean, when exactly does adding the sync play
On 05/22/2013 01:09:07 AM, Stefan Roese wrote:
(sorry for jumping in so late in this discussion)
On 05/21/2013 09:14 PM, Scott Wood wrote:
This is Tom's words:
a3m071 relies on SPL always building cmd_nvedit.o and env_common.o
and
duplicated CONFIG_ENV_IS_IN_FLASH in the SPL section.
On 05/21/2013 09:15:08 PM, Zhang Ying-B40530 wrote:
diff --git a/include/configs/MPC8313ERDB.h
b/include/configs/MPC8313ERDB.h
index c28dfe0..a2bdcff 100644
--- a/include/configs/MPC8313ERDB.h
+++ b/include/configs/MPC8313ERDB.h
@@ -40,7 +40,9 @@
#define CONFIG_SPL_INIT_MINIMAL
#define
On Tue, May 21, 2013 at 02:25:20PM -0600, Stephen Warren wrote:
From: Stephen Warren swar...@nvidia.com
A negative value of CONFIG_ENV_OFFSET is treated as a backwards offset
from the end of the eMMC device/partition, rather than a forwards offset
from the start.
This is useful when a
On 05/22/2013 09:46 AM, Tom Rini wrote:
On Tue, May 21, 2013 at 02:25:20PM -0600, Stephen Warren wrote:
From: Stephen Warren swar...@nvidia.com
A negative value of CONFIG_ENV_OFFSET is treated as a backwards
offset from the end of the eMMC device/partition, rather than a
forwards offset
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 05/22/2013 12:00 PM, Stephen Warren wrote:
On 05/22/2013 09:46 AM, Tom Rini wrote:
On Tue, May 21, 2013 at 02:25:20PM -0600, Stephen Warren wrote:
From: Stephen Warren swar...@nvidia.com
A negative value of CONFIG_ENV_OFFSET is treated as a
Hi Alison,
On Wednesday, May 22, 2013 5:17:41 AM, Wang Huan-B18965 wrote:
Hi, Benoit,
-Original Message-
From: Benoît Thébaudeau [mailto:benoit.thebaud...@advansee.com]
Sent: Wednesday, May 22, 2013 1:29 AM
To: Wang Huan-B18965
Cc: sba...@denx.de; u-boot@lists.denx.de;
Hi Alison,
On Wednesday, May 22, 2013 10:23:12 AM, Wang Huan-B18965 wrote:
[...]
+
+#define ENET_PAD_CTRL(PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_HIGH
| \
+ PAD_CTL_DSE_50ohm | PAD_CTL_OBE_IBE_ENABLE)
+
+#define DDR_PAD_CTRL PAD_CTL_DSE_25ohm
Hi,
...
fw_setenv state=2
dd if=... of=/dev/mmcblk0...
fw_setenv state=1
...
reboot
Not sure what final OS environment you're running, but I would think
that reboot would sync for you ?
I'm using OpenWRT and reboot links to the busybox implementation.
This implemenetation calls
Hi Andrew,
On Tue, 14 May 2013 12:27:52 -0500, Andrew Gabbasov
andrew_gabba...@mentor.com wrote:
Packed structure cfi_qry contains unaligned 16- and 32-bits members,
accessing which causes problems when cfi_flash driver is compiled with
-munaligned-access option: flash initialization hangs,
From: Stephen Warren swar...@nvidia.com
Initialized character arrays on the stack can cause gcc to emit code that
performs unaligned accessess. Make the data static to avoid this.
Note that the unaligned accesses are made when copying data to prefix[] on
the stack from .rodata. By making the
From: Stephen Warren swar...@nvidia.com
Enhance the MMC core to calculate the size of each MMC partition, and
update mmc-capacity whenever a partition is selected. This causes:
mmc dev 0 1 ; mmcinfo
... to report the size of the currently selected partition, rather than
always reporting the
From: Stephen Warren swar...@nvidia.com
Describe the meaning of CONFIG_ENV_IS_IN_MMC, and all related defines that
must or can be set when using that option.
Signed-off-by: Stephen Warren swar...@nvidia.com
---
v2: New patch.
---
README | 38 ++
1 file
From: Stephen Warren swar...@nvidia.com
A negative value of CONFIG_ENV_OFFSET is treated as a backwards offset
from the end of the eMMC device/partition, rather than a forwards offset
from the start.
This is useful when a single board may be stuffed with different eMMC
devices, each of which has
From: Stephen Warren swar...@nvidia.com
Use a negative value of CONFIG_ENV_OFFSET for all NVIDIA reference boards
that store the U-Boot environment in the 2nd eMMC boot partition. This
makes U-Boot agnostic to the size of the eMMC boot partition, which can
vary depending on which eMMC device was
On Thu, Mar 28, 2013 at 5:46 AM, Ruchika Gupta
ruchika.gu...@freescale.comwrote:
PAMU driver basic support for usage in Secure Boot.
In secure boot PAMU is not in bypass mode. Hence to use
any peripheral (SEC Job ring in our case), PAMU has to be
configured.
The Header file fsl_pamu.h and
2013/5/22 Gabor Juhos juh...@openwrt.org:
Qemu emulates the Galileo GT64120 System Controller
which provides a CPU bus to PCI bus bridge.
The patch adds driver for this bridge and enables
PCI support for the emulated Malta board.
Signed-off-by: Gabor Juhos juh...@openwrt.org
Cc: Daniel
Hi Andrii,
We are almost there.. minor comments follow:
On 11:42-20130521, Andrii Tseglytskyi wrote:
[...]
diff --git a/arch/arm/cpu/armv7/omap5/abb.c b/arch/arm/cpu/armv7/omap5/abb.c
new file mode 100644
index 000..92470be
--- /dev/null
+++ b/arch/arm/cpu/armv7/omap5/abb.c
@@ -0,0 +1,67
On Tue, Feb 26, 2013 at 01:00:50PM -, Scott Wood wrote:
This avoids needing a separate U-Boot config when some revisions
of a board have small-page NAND and other revisions have large-page
NAND (except for NAND SPL targets).
CONFIG_FSL_ELBC_FMR is removed -- it was never used nor
Dear Scott Wood,
In message 20130518010154.ga28...@home.buserror.net you wrote:
C99's strict aliasing rules are insane to use in low-level code such as a
bootloader, but as Wolfgang has rejected -fno-strict-aliasing in the
past, add a union so that 16-bit accesses can be performed.
On Wed, May 22, 2013 at 08:06:01AM +, Zhang Ying-B40530 wrote:
-Original Message-
From: Stefan Roese [mailto:s...@denx.de]
Sent: Wednesday, May 22, 2013 2:09 PM
To: Wood Scott-B07421
Cc: Zhang Ying-B40530; Wood Scott-B07421; x...@theia.denx.de;
u-boot@lists.denx.de;
On Tue, Feb 26, 2013 at 05:21:27PM -, Harvey Chapman wrote:
Adjust the sizes calculated for whole partition/chip operations by
removing the size of bad blocks so we don't try to erase/read/write
past a partition/chip boundary.
Signed-off-by: Harvey Chapman hchap...@3gfp.com
---
On 05/22/2013 04:36:41 PM, Scott Wood wrote:
On Tue, Feb 26, 2013 at 05:21:27PM -, Harvey Chapman wrote:
Adjust the sizes calculated for whole partition/chip operations by
removing the size of bad blocks so we don't try to erase/read/write
past a partition/chip boundary.
Signed-off-by:
On Fri, Mar 01, 2013 at 10:59:27PM -, htbegin wrote:
When writelen is mtd-writesize - 1, it is still a partial page write
Signed-off-by: Tao Hou hotfor...@gmail.com
Cc: Scott Wood scottw...@freescale.com
---
drivers/mtd/nand/nand_base.c |2 +-
1 file changed, 1 insertion(+), 1
On Fri, Mar 01, 2013 at 11:00:34PM -, htbegin wrote:
When a all 0xFF buffer is passed to drop_ffs, the no-0xFF check loop
will loop forever.
After the fix, If ssize_t i = -1 and size_t l = i + 1, the value of l
will still be 0 as expected.
Signed-off-by: Tao Hou hotfor...@gmail.com
Cc:
On Thu, Apr 04, 2013 at 06:44:06PM -, Prabhakar Kushwaha wrote:
Convert NAND IFC driver to support CONFIG_SYS_NAND_SELF_INIT.
Signed-off-by: Prabhakar Kushwaha prabha...@freescale.com
---
Based upon git://git.denx.de/u-boot.git branch master
drivers/mtd/nand/fsl_ifc_nand.c | 42
Jason Harris jason.harris at motorolasolutions.com writes:
Looks like something is wrong with option processing on ld.
I take it back:
The patch from http://sourceware.org/bugzilla/show_bug.cgi?id=10858
fixes it.
Jason H.
___
U-Boot mailing
-Original Message-
From: Wood Scott-B07421
Sent: Wednesday, May 22, 2013 11:46 PM
To: Zhang Ying-B40530
Cc: Wood Scott-B07421; u-boot@lists.denx.de; aflem...@gmail.com; Xie
Xiaobo-R63061; Ilya Yanok
Subject: Re: [PATCH 5/6] spl: Make CONFIG_SPL_BUILD contain more functionality
On
-Original Message-
From: Tom Rini [mailto:tom.r...@gmail.com] On Behalf Of Tom Rini
Sent: Thursday, May 23, 2013 5:23 AM
To: Zhang Ying-B40530
Cc: Stefan Roese; Wood Scott-B07421; x...@theia.denx.de; aflem...@gmail.com;
u-boot@lists.denx.de
Subject: Re: [U-Boot] [PATCH] common/Makefile:
-Original Message-
From: Wood Scott-B07421
Sent: Wednesday, May 22, 2013 11:45 PM
To: Stefan Roese
Cc: Zhang Ying-B40530; Wood Scott-B07421; x...@theia.denx.de;
u-boot@lists.denx.de; aflem...@gmail.com
Subject: Re: [U-Boot] [PATCH] common/Makefile: Add new symbol
Hi, everybody.
Do you have any comments?
-Original Message-
From: Zhang Ying-B40530
Sent: Monday, May 20, 2013 2:07 PM
To: u-boot@lists.denx.de
Cc: Wood Scott-B07421; aflem...@gmail.com; Xie Xiaobo-R63061; Zhang Ying-B40530
Subject: [PATCH 6/6] powerpc/p1022ds: boot from SD Card with
Add MMC support for da830 boards in order to perform
mmc operations(read,write and erase).
Signed-off-by: Vishwanathrao Badarkhe, Manish manish...@ti.com
---
:100644 100644 c45c94b... bf014ae... M board/davinci/da8xxevm/da830evm.c
:100644 100644 198892b... 28995a0... M
Hi,
in smdk2410.c the PHYS_SDRAM_1 constant is defined in
include/configs/smdk2410.h, below headers are included in smdk2410.c:
#include common.h#include netdev.h#include asm/arch/s3c24x0_cpu.h
Questions:1)but I dont see smdk2410.h is included so how is this going to
Hi, Benoit,
On Wednesday, May 22, 2013 5:17:41 AM, Wang Huan-B18965 wrote:
Hi, Benoit,
-Original Message-
From: Benoît Thébaudeau [mailto:benoit.thebaud...@advansee.com]
Sent: Wednesday, May 22, 2013 1:29 AM
To: Wang Huan-B18965
Cc: sba...@denx.de;
Hi, Benoit,
On Wednesday, May 22, 2013 10:23:12 AM, Wang Huan-B18965 wrote:
[...]
+
+#define ENET_PAD_CTRL (PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_HIGH
| \
+ PAD_CTL_DSE_50ohm | PAD_CTL_OBE_IBE_ENABLE)
+
+#define DDR_PAD_CTRL PAD_CTL_DSE_25ohm
65 matches
Mail list logo
