On 5.1.2016 18:30, Moritz Fischer wrote:
> Hi Michal,
>
> On Tue, Jan 5, 2016 at 7:44 AM, Michal Simek wrote:
>
>> I have looked at these patches and I don't know why there is 100k
>> limitation in cdns_i2c_set_bus_speed. DTS is using 400k in Linux without
>> any problem.
>
> Well I could stati
On 6.1.2016 02:49, Thomas Chou wrote:
> Use generic dtb rule with CONFIG_DEFAULT_DEVICE_TREE, so that
> there is no need to list all the dtb for different targets/boards
> in Makefile.
>
> Support list of Device Tree in DEFAULT_DEVICE_TREE. Each DT in the
> list will be compiled. The first will be
H3's CCU includes some switches which disable non-secure access to some
of the more critical clock controls, such as MBUS, PLLs, and main
platform busses.
Configure them to enable non-secure access.
For now the only SoC that has this feature is the H3. For other
platforms just use a default (weak
Secure Memory Touch Arbiter is the same thing as the TrustZone
Protection Controller found on A31/A31s.
Access to many peripherals on the H3 can be controlled by the SMTA,
and the settings default to secure access only.
This patch supports the new settings, and sets them to allow non-secure
acces
Now that we support PSCI and various security switches, we can let
U-boot boot Linux into non-secure and HYP mode.
Signed-off-by: Chen-Yu Tsai
---
board/sunxi/Kconfig | 3 +++
1 file changed, 3 insertions(+)
diff --git a/board/sunxi/Kconfig b/board/sunxi/Kconfig
index 9d67847..28e6bb4 100644
--
H3 has the same power sequencing procedure as the A31/A31s, which
includes the power clamps.
Signed-off-by: Chen-Yu Tsai
---
arch/arm/cpu/armv7/sunxi/psci_sun6i.S | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm/cpu/armv7/sunxi/psci_sun6i.S
b/arch/arm/cpu/armv7/s
Hi everyone,
This series enables PSCI support for the H3. Like other Allwinner SoCs,
the implementation only supports PSCI 0.1, specifically only secondary
CPU boot/hotplug.
Patch 1 supports the SMTA (previously called TZPC) TrustZone hardware
on H3. This controls non-secure access to some import
2016-01-06 8:25 GMT+08:00 Simon Glass :
> On 4 January 2016 at 01:00, Miao Yan wrote:
>> Currently, when booting with more that one CPU enabled, U-Boot scans
>> 'cpu' node in device tree and calculates CPU number. This does not scale
>> well as changing CPU number also requires modifying .dts and
On 01/06/2016 01:01 AM, Daniel Schwierzeck wrote:
> 2016-01-04 15:00 GMT+01:00 Purna Chandra Mandal :
>> Signed-off-by: Purna Chandra Mandal
>>
>> ---
>>
>> Changes in v2:
>> - add get clock rate for mpll clock
>>
>> .../clock/microchip,pic32-clock.txt| 28 ++
>> drivers/clk/Mak
On 01/06/2016 12:50 AM, Daniel Schwierzeck wrote:
> 2016-01-04 15:00 GMT+01:00 Purna Chandra Mandal :
>> Signed-off-by: Purna Chandra Mandal
>>
>> ---
>>
>> Changes in v2:
>> - move PIC32 specific headers to arch/mips/mach-pic32/include/mach/
>> - define register-base as physical address in heade
On 01/06/2016 12:32 AM, Daniel Schwierzeck wrote:
[...]
> +++ b/drivers/ddr/microchip/ddr2.c
> @@ -0,0 +1,277 @@
> +/*
> + * (c) 2015 Paul Thacker
> + *
> + * SPDX-License-Identifier:GPL-2.0+
> + *
> + */
> +#include
> +#include
> +#include
> +#include
> +#include
> +#include
> +#inclu
On Wednesday 06 January 2016 05:54 AM, Simon Glass wrote:
> Hi Mugunthan,
>
> On 23 December 2015 at 09:42, Mugunthan V N wrote:
>> Implement a DMA uclass so that the devices like ethernet, spi,
>> mmc etc can offload the data transfers from/to the device and
>> memory.
>>
>> Signed-off-by: Mugun
kernel_size env variable is defined as 0x2800, it is beyond NOR
flash.
Update kernel_size with 40MB kernel size.
Signed-off-by: Prabhakar Kushwaha
---
include/configs/ls2080aqds.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/include/configs/ls2080aqds.h b/include/conf
On Tue, Jan 5, 2016 at 6:37 PM, Tom Rini wrote:
> On Tue, Jan 05, 2016 at 04:28:01PM -0200, Fabio Estevam wrote:
>> On Mon, Jan 4, 2016 at 8:23 PM, Tom Rini wrote:
>> > Hey all,
>> >
>> > I've tagged and uploaded 2016.01-rc4 now. I grabbed a few general
>>
>> Still can't see this tag.
>
> I just
During the receive data training, the DDRC may complete on a
non-optimal setting that could lead to data corruption or
initialization failure.
Workaround: before setting MEM_EN, set DEBUG_29 register with
specific value for different data rates.
Signed-off-by: Shengzhou Liu
---
arch/arm/include
During the receive data training, the DDRC may complete on a
non-optimal setting that could lead to data corruption or
initialization failure.
Workaround: before setting MEM_EN, set DEBUG_29 register with
specific value for different data rates.
Signed-off-by: Shengzhou Liu
---
arch/arm/include
On 01/05/2016 08:06 PM, Peng Fan wrote:
> From: Peng Fan
>
> Add more entries for structure mxc_ccm_reg.
>
> Signed-off-by: Peng Fan
> Reviewed-by: Eric Nelson
> Cc: Stefano Babic
> ---
>
> Changes V2:
> Address Eric'c comments. Add Comments and rename registers from PMU with
> prefix pmu.
From: Peng Fan
Check "Figure 19-5. BUS clock generation" of i.MX 6SoloX Applications
Processor Reference Manual and "Figure 18-5. BUS clock generation" of
i.MX 6UltraLite Applications Processor Reference Manual. If mmdc clk
sources from pll4_main_clk(pll_audio), the calculation is wrong.
Fix mmd
From: Peng Fan
Add more entries for structure mxc_ccm_reg.
Signed-off-by: Peng Fan
Reviewed-by: Eric Nelson
Cc: Stefano Babic
---
Changes V2:
Address Eric'c comments. Add Comments and rename registers from PMU with
prefix pmu.
arch/arm/include/asm/arch-mx6/crm_regs.h | 91 +++
On 01/06/2016 08:25 AM, Simon Glass wrote:
Hi WIlls,
On 24 December 2015 at 04:22, Wills Wang wrote:
Signed-off-by: Wills Wang
---
Changes in v3: None
Changes in v2: None
drivers/serial/Makefile| 1 +
drivers/serial/serial_ar933x.c | 274 ++
On 01/06/2016 05:18 AM, Daniel Schwierzeck wrote:
2016-01-04 14:07 GMT+01:00 Thomas Chou :
Hi Wills,
On 2016年01月04日 19:14, Wills Wang wrote:
MIPS need to use KSEG1 address for register operation, this patch
add map_physmem to convert CONFIG_DEBUG_UART_BASE for debug UART.
Signed-off-by: Wi
Hi Masahiro,
On 2016年01月06日 10:22, Masahiro Yamada wrote:
Hi Thomas,
2016-01-06 10:57 GMT+09:00 Thomas Chou :
Thanks for the explanation. Now I understand. But there is no harm to add
list support for building DT to configs. Please review and pick 1/9 and 2/9
of PATCH v2. And leave the rest to
Hi Thomas,
2016-01-06 10:57 GMT+09:00 Thomas Chou :
> Thanks for the explanation. Now I understand. But there is no harm to add
> list support for building DT to configs. Please review and pick 1/9 and 2/9
> of PATCH v2. And leave the rest to arch custodians.
I want this consistent throughout U-
Hi Simon,
On 2016年01月06日 08:24, Simon Glass wrote:
+Masahiro
Hi Thomas,
On 5 January 2016 at 06:16, Thomas Chou wrote:
Hi Simon,
On 2016年01月05日 08:56, Simon Glass wrote:
One of the benefits of device tree is that we can run the same code
paths on multiple boards. Then buildman has less wo
Use generic dtb rule with CONFIG_DEFAULT_DEVICE_TREE, so that
there is no need to list all the dtb for different targets/boards
in Makefile.
Support list of Device Tree in DEFAULT_DEVICE_TREE. Each DT in the
list will be compiled. The first will be used as default to ship.
Signed-off-by: Thomas C
Use generic dtb rule with CONFIG_DEFAULT_DEVICE_TREE, so that
there is no need to list all the dtb for different targets/boards
in Makefile.
Support list of Device Tree in DEFAULT_DEVICE_TREE. Each DT in the
list will be compiled. The first will be used as default to ship.
Signed-off-by: Thomas C
Use wildcard to clean arch subdirectories, as it is cleaner than
listing all the arch which builds dtb.
Signed-off-by: Thomas Chou
Reviewed-by: Bin Meng
---
v2
no change
dts/Makefile | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/dts/Makefile b/dts/Makefile
index d3122aa
Support list of Device Tree in DEFAULT_DEVICE_TREE. Each DT in the
list will be compiled. The first will be used as default to ship.
Signed-off-by: Thomas Chou
---
v2
add list support as Simon suggested.
dts/Kconfig | 3 ++-
dts/Makefile | 3 ++-
2 files changed, 4 insertions(+), 2 deletions
Use generic dtb rule with CONFIG_DEFAULT_DEVICE_TREE, so that
there is no need to list all the dtb for different targets/boards
in Makefile.
Support list of Device Tree in DEFAULT_DEVICE_TREE. Each DT in the
list will be compiled. The first will be used as default to ship.
Signed-off-by: Thomas C
Use generic dtb rule with CONFIG_DEFAULT_DEVICE_TREE, so that
there is no need to list all the dtb for different targets/boards
in Makefile.
Support list of Device Tree in DEFAULT_DEVICE_TREE. Each DT in the
list will be compiled. The first will be used as default to ship.
Signed-off-by: Thomas C
Use generic dtb rule with CONFIG_DEFAULT_DEVICE_TREE, so that
there is no need to list all the dtb for different targets/boards
in Makefile.
Support list of Device Tree in DEFAULT_DEVICE_TREE. Each DT in the
list will be compiled. The first will be used as default to ship.
Signed-off-by: Thomas C
Support list of Device Tree in DEFAULT_DEVICE_TREE. Each DT in the
list will be compiled. The first will be used as default to ship.
Signed-off-by: Thomas Chou
---
v2
add list support as Simon suggested.
arch/nios2/dts/Makefile | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --g
Use generic dtb rule with CONFIG_DEFAULT_DEVICE_TREE, so that
there is no need to list all the dtb for different targets/boards
in Makefile.
Support list of Device Tree in DEFAULT_DEVICE_TREE. Each DT in the
list will be compiled. The first will be used as default to ship.
Signed-off-by: Thomas C
Hi Eric,
On Tue, Jan 05, 2016 at 12:06:52PM -0700, Eric Nelson wrote:
>Hi Peng,
>
>On 01/03/2016 11:10 PM, Peng Fan wrote:
>> Check "Figure 19-5. BUS clock generation" of i.MX 6SoloX Applications
>> Processor Reference Manual and "Figure 18-5. BUS clock generation" of
>> i.MX 6UltraLite Application
Hi Eric,
On Tue, Jan 05, 2016 at 11:21:25AM -0700, Eric Nelson wrote:
>Hi Peng,
>
>On 01/03/2016 11:10 PM, Peng Fan wrote:
>> Add more entries for structure mxc_ccm_reg.
>>
>> Signed-off-by: Peng Fan
>> Cc: Stefano Babic
>> ---
>> arch/arm/include/asm/arch-mx6/crm_regs.h | 87
>> +
On 4 January 2016 at 01:00, Miao Yan wrote:
> Remove 'cpu' node in device tree for QEMU targets, and let U-Boot detect
> and fix up those information at runtime.
>
> Signed-off-by: Miao Yan
> ---
> arch/x86/dts/qemu-x86_i440fx.dts | 7 ---
> arch/x86/dts/qemu-x86_q35.dts| 7 ---
> 2
On 4 January 2016 at 01:00, Miao Yan wrote:
> Currently, when booting with more that one CPU enabled, U-Boot scans
> 'cpu' node in device tree and calculates CPU number. This does not scale
> well as changing CPU number also requires modifying .dts and re-compiling
> U-Boot.
>
> This patch uses fw
Hi Bin,
On 31 December 2015 at 01:53, Bin Meng wrote:
> This adds driver model support to lpuart serial driver.
>
> Signed-off-by: Bin Meng
> ---
>
> doc/driver-model/serial-howto.txt | 1 -
> drivers/serial/serial_lpuart.c| 157
> ++
> 2 files changed
On 31 December 2015 at 01:53, Bin Meng wrote:
> Convert ls1021atwr_nor_lpuart to driver model support. As a start,
> enable lpuart serial port driver.
>
> Signed-off-by: Bin Meng
>
> ---
>
> arch/arm/dts/ls1021a-twr.dts| 4
> configs/ls1021atwr_nor_lpuart_defconfig | 4
> 2
On 31 December 2015 at 01:53, Bin Meng wrote:
> Create internal routines which take lpuart's register base as
> a parameter, in preparation for driver model conversion.
>
> Signed-off-by: Bin Meng
> ---
>
> drivers/serial/serial_lpuart.c | 146
> +++--
> 1 fi
On 31 December 2015 at 01:53, Bin Meng wrote:
> There is no need to go through serial driver subsystem, instead
> call the driver's setbrg and putc routines directly.
>
> Signed-off-by: Bin Meng
> ---
>
> drivers/serial/serial_lpuart.c | 8
> 1 file changed, 4 insertions(+), 4 deletions
On 31 December 2015 at 01:53, Bin Meng wrote:
> Clean up the driver codes a little bit, by:
> - Use tab instead of space in the macro defines
> - Use single line comment whenever possible
> - Fix insertion of blank lines
>
> Signed-off-by: Bin Meng
> ---
>
> drivers/serial/serial_lpuart.c | 35 +
On 31 December 2015 at 01:53, Bin Meng wrote:
> LPUART is seen on Freescale VF610 and QorIQ Layerscape devices.
> Create a Kconfig option and move it to defconfig for all boards
> that have this serial driver.
>
> Signed-off-by: Bin Meng
> ---
>
> configs/colibri_vf_defconfig | 1
On 24 December 2015 at 03:38, Mugunthan V N wrote:
> Like SPI and I2C, timer devices also have multiple chip
> instances. This patch adds the flag 'DM_UC_FLAG_SEQ_ALIAS' in
> timer_uclass driver to control device sequence numbering.
>
> Signed-off-by: Mugunthan V N
> Reviewed-by: Simon Glass
> R
From: Fabio Estevam
stm_is_locked_sr() takes the status register (SR) value as the last
parameter, not the second.
Based on a patch from Brian Norris for the linux kernel:
http://git.infradead.org/linux-mtd.git/commitdiff/a32d5b726ff8cf32bf491522b0ac8ae2545a063e?hp=67b9bcd36906e12a15ffec19463afb
Hi WIlls,
On 24 December 2015 at 04:22, Wills Wang wrote:
> Signed-off-by: Wills Wang
> ---
>
> Changes in v3: None
> Changes in v2: None
>
> drivers/serial/Makefile| 1 +
> drivers/serial/serial_ar933x.c | 274
> +
> 2 files changed, 275 inser
Hi Josh,
On 21 December 2015 at 07:11, Josh Sanford wrote:
> Thanks Simon. I'm having difficulty finding anything by Stefan Bruns around
> that time frame, or much of anything recent pertaining to DWC. (I only
> checked the u-boot-denx.git and u-boot-rockchip.git branches.) Am I looking
> in t
On 23 December 2015 at 09:43, Mugunthan V N wrote:
> adopt ti-edma3 driver to device driver model
>
> Signed-off-by: Mugunthan V N
> ---
> drivers/dma/ti-edma3.c | 74
> --
> 1 file changed, 72 insertions(+), 2 deletions(-)
Reviewed-by: Simon Gla
Hi Mugunthan,
On 23 December 2015 at 09:42, Mugunthan V N wrote:
> Implement a DMA uclass so that the devices like ethernet, spi,
> mmc etc can offload the data transfers from/to the device and
> memory.
>
> Signed-off-by: Mugunthan V N
> ---
> drivers/dma/Kconfig | 15 +
> drivers
Hi Jagan,
On 17 December 2015 at 10:06, Jagan Teki wrote:
> Hi Simon,
>
> On 15 December 2015 at 03:44, Simon Glass wrote:
>> Hi Jagan,
>>
>> On 11 December 2015 at 09:57, Jagan Teki wrote:
>>> Hi Simon,
>>>
>>> On 11 December 2015 at 07:35, Simon Glass wrote:
Hi Jagan,
On 8 Dec
On 23 December 2015 at 09:43, Mugunthan V N wrote:
> When CONFIG_DMA is defined the default spi_flash_copy_mmap() can
> handle dma memory copy, so compile out spi_flash_copy_mmap() from
> ti_qspi driver when CONFIG_DMA config is defined.
>
> Signed-off-by: Mugunthan V N
> ---
> drivers/spi/ti_qs
Hi Bin,
On 20 December 2015 at 19:42, Bin Meng wrote:
> Hi Simon,
>
> On Sat, Dec 19, 2015 at 10:52 AM, Simon Glass wrote:
>> Hi Bin,
>>
>> On 11 December 2015 at 03:55, Bin Meng wrote:
>>> The SMSC SIO1007 superio chipset integrates two ns16550 compatible
>>> serial ports for legacy applicatio
On 10 December 2015 at 20:22, Masahiro Yamada
wrote:
> For historical reason, CONFIG_SYS_TEXT_BASE has been specified
> in various ways:
>
> [1] by board/${VENDOR}/${BOARD}/config.mk
>
> [2] by CONFIG_SYS_EXTRA_OPTIONS
> (This was "options" field of boards.cfg before Kconfig conversion)
>
> [3
Hi Jagan,
On 3 January 2016 at 23:09, Bin Meng wrote:
>
> Hi Jagan,
>
> On Mon, Jan 4, 2016 at 1:12 PM, Jagan Teki wrote:
> > Hi Simon,
> >
> > On 4 January 2016 at 01:22, Simon Glass wrote:
> >> Hi Jagan,
> >>
> >> On 22 December 2015 at 12:39, Joe Hershberger
> >> wrote:
> >>> Hi Simon,
> >
+Masahiro
Hi Thomas,
On 5 January 2016 at 06:16, Thomas Chou wrote:
> Hi Simon,
>
> On 2016年01月05日 08:56, Simon Glass wrote:
>>
>> One of the benefits of device tree is that we can run the same code
>> paths on multiple boards. Then buildman has less work to do. For
>> example, if it builds 'sno
On 5 January 2016 at 01:14, Jagan Teki wrote:
> include/power/pmic.h never used any generic spi code
> from include/spi.h, but this has been added in below commit.
> "dm: pmic: add implementation of driver model pmic uclass"
> (sha1: 4d9057e82be11a862db411c4867e859fe0d4ca2a)
>
> Adding functionali
Hi Stephen,
On 5 January 2016 at 10:12, Stephen Warren wrote:
> On 01/05/2016 08:38 AM, Przemyslaw Marczak wrote:
>>
>> Hello,
>>
>> On 01/04/2016 09:06 PM, Stephen Warren wrote:
>>>
>>> On 12/29/2015 01:47 AM, Przemyslaw Marczak wrote:
Hello Stephen,
On 12/16/2015 08:07 PM, S
On 5 January 2016 at 04:49, Michal Simek wrote:
> Mark _debug_uart_init() as static to avoid sparse warning and
> inline it to debug_uart_init().
>
> Reported-by: Thomas Chou
> Signed-off-by: Michal Simek
> Reviewed-by: Thomas Chou
> Reviewed-by: Simon Glass
> Reviewed-by: Bin Meng
> ---
>
>
On 4 January 2016 at 18:47, Masahiro Yamada
wrote:
>
> Rockchip has its own git repository maintained by Simon.
> Document this.
>
> Signed-off-by: Masahiro Yamada
> ---
>
> MAINTAINERS | 6 ++
> 1 file changed, 6 insertions(+)
Acked-by: Simon Glass
Hi Bin,
On Thu, Dec 31, 2015 at 1:20 PM, Fabio Estevam wrote:
> Do you mean like this for imx?
>
> --- a/drivers/pci/pcie_imx.c
> +++ b/drivers/pci/pcie_imx.c
> @@ -381,7 +381,7 @@ static int imx_pcie_read_config(struct pci_controller
> *hose,
> ret = imx_pcie_addr_valid(d);
> i
On 01/05/2016 01:38 PM, York Sun wrote:
>
>
> On 01/05/2016 10:40 AM, Bryan Hundven wrote:
>> On Tue, Jan 05, 2016 at 09:01:17AM -0800, York Sun wrote:
>>>
>>>
>>> On 12/23/2015 07:40 AM, Bryan Hundven wrote:
York,
Just checking if you had seen this patch?
>>>
>>> Yes, I notic
On Mon, Jan 4, 2016 at 8:02 AM, Purna Chandra Mandal
wrote:
> This driver implements MAC and MII layer of PIC32 ethernet controller.
> This controller is capable of handling 100/10mbps full/half duplex
> ethernet communication. Network data transfer is handled by internal
> DMA engine.
>
> Signed-
From: Stephen Warren
Migrate all most tests from command_ut.c into the Python test system.
This allows the tests to be run against any U-Boot binary that supports
the if command (i.e. where hush is enabled) without requiring that
binary to be permanently bloated with the code from command_ut.
So
From: Stephen Warren
This test invokes the "ums" command in U-Boot, and validates that a USB
storage device is enumerated on the test host system, and can be read
from.
Signed-off-by: Stephen Warren
---
v3:
- Move test scripts into a sub-directory.
Suggested by Michal Simek.
- s/uboot/u[-_]bo
This tests whether md/mw work, and affect each-other.
Command repeat is also tested.
test/cmd_repeat.sh is removed, since the new Python-based test does
everything it used to.
Signed-off-by: Stephen Warren
Signed-off-by: Stephen Warren
---
v3:
- Add extra mw during md test to account for the p
This tool aims to test U-Boot by executing U-Boot shell commands using the
console interface. A single top-level script exists to execute or attach
to the U-Boot console, run the entire script of tests against it, and
summarize the results. Advantages of this approach are:
- Testing is performed i
Test the sandbox port's implementation of the reset command and SIGHUP
handling. These should both cause the U-Boot process to exit gracefully.
Signed-off-by: Stephen Warren
Signed-off-by: Stephen Warren
---
v3:
- Move test scripts into a sub-directory.
Suggested by Michal Simek.
- s/uboot/u[-
From: Stephen Warren
This tests whether the following features of the U-Boot shell:
- Execution of a directly entered command.
- Compound commands (; delimiter).
- Quoting of arguments containing spaces.
- Executing commands from environment variables.
Signed-off-by: Stephen Warren
---
v3:
- Mo
This tests basic environment variable functionality.
Signed-off-by: Stephen Warren
Signed-off-by: Stephen Warren
---
v3:
- Handle environment values that contain an = sign.
Reported by Michal Simek.
- Move test scripts into a sub-directory.
Suggested by Michal Simek.
- s/uboot/u[-_]boot/g. S
On 01/05/2016 10:40 AM, Bryan Hundven wrote:
> On Tue, Jan 05, 2016 at 09:01:17AM -0800, York Sun wrote:
>>
>>
>> On 12/23/2015 07:40 AM, Bryan Hundven wrote:
>>> York,
>>>
>>> Just checking if you had seen this patch?
>>>
>>
>> Yes, I noticed. You rename P2020RDB to P2020RDB_PC. Do you have anot
2016-01-04 14:07 GMT+01:00 Thomas Chou :
> Hi Wills,
>
>
> On 2016年01月04日 19:14, Wills Wang wrote:
>>
>> MIPS need to use KSEG1 address for register operation, this patch
>> add map_physmem to convert CONFIG_DEBUG_UART_BASE for debug UART.
>>
>> Signed-off-by: Wills Wang
>> ---
>>
>> Changes in v6
Hi Fabio,
On Tue, Jan 5, 2016 at 1:02 PM, Fabio Estevam wrote:
> From: Fabio Estevam
>
> As per the AR8031 datasheet:
>
> "For a reliable power on reset, suggest to keep asserting the reset
> low long enough (10ms) to ensure the clock is stable and clock-to-reset
> 1ms requirement is satisfied."
Hi Fabio,
On Tue, Jan 5, 2016 at 1:02 PM, Fabio Estevam wrote:
> From: Fabio Estevam
>
> As per the AR8031 datasheet:
>
> "For a reliable power on reset, suggest to keep asserting the reset
> low long enough (10ms) to ensure the clock is stable and clock-to-reset
> 1ms requirement is satisfied."
2016-01-04 15:02 GMT+01:00 Purna Chandra Mandal :
> This driver implements MAC and MII layer of PIC32 ethernet controller.
> This controller is capable of handling 100/10mbps full/half duplex
> ethernet communication. Network data transfer is handled by internal
> DMA engine.
>
> Signed-off-by: Pur
2016-01-04 15:01 GMT+01:00 Purna Chandra Mandal :
> PIC32 has ten independently programmable ports and each with multiple pins.
> These pins can be configured and used as GPIO, if not use by any other
> peripherals.
>
> Signed-off-by: Purna Chandra Mandal
> ---
>
> Changes in v2: None
>
> drivers
2016-01-04 15:01 GMT+01:00 Purna Chandra Mandal :
> PIC32 architecture has in-built SDHCI controller. This driver implements
> platform specific glue to use common SDHCI functionality.
>
> Signed-off-by: Andrei Pistirica
> Signed-off-by: Sandeep Sheriker Mallikarjun
>
> Signed-off-by: Purna Chan
2016-01-04 15:01 GMT+01:00 Purna Chandra Mandal :
> This adds support for Microchip PIC32MZ[DA] Starter Kit board
> based on a PIC32MZ[DA] family of microcontroller.
>
> Signed-off-by: Purna Chandra Mandal
>
> ---
>
> Changes in v2:
> - move CONFIG_SYS_TEXT_BASE (from board/<>/config.mk) to
> inc
2016-01-04 15:01 GMT+01:00 Purna Chandra Mandal :
> Signed-off-by: Purna Chandra Mandal
>
> ---
>
> Changes in v2:
> - drop unnecessary board_early_init_f()
> - use LEAF(), END() macros for lowlevel_init
> - move initialization of board_init_f() argument to common start.S
> - move initdram() from
ult/files/resources/UEFI_Adopters_Agreement_100907.pdf
>
> I actually think the implications of 2) for a project like U-Boot
> would be a useful thing to bring up for discussion on the FW/OS forum
> mailing list at http://uefi.org/FWOSForum.
The answer I got back is
http://lists.mailman.
2016-01-04 15:00 GMT+01:00 Purna Chandra Mandal :
> Signed-off-by: Paul Thacker
> Signed-off-by: Purna Chandra Mandal
>
> ---
>
> Changes in v2:
> - fix missing or corrupted chars during baud rate change
> - remove loop until any new char is available in _getc()
>
> .../serial/microchip,pic32-ua
2016-01-04 15:00 GMT+01:00 Purna Chandra Mandal :
> Signed-off-by: Purna Chandra Mandal
>
> ---
>
> Changes in v2:
> - add get clock rate for mpll clock
>
> .../clock/microchip,pic32-clock.txt| 28 ++
> drivers/clk/Makefile | 1 +
> drivers/clk/clk
2016-01-04 15:00 GMT+01:00 Purna Chandra Mandal :
> Signed-off-by: Purna Chandra Mandal
>
> ---
>
> Changes in v2:
> - move PIC32 specific headers to arch/mips/mach-pic32/include/mach/
> - define register-base as physical address in header file
> - add trivial ioremap support to convert physical a
Hi Peng,
On 01/03/2016 11:10 PM, Peng Fan wrote:
> Check "Figure 19-5. BUS clock generation" of i.MX 6SoloX Applications
> Processor Reference Manual and "Figure 18-5. BUS clock generation" of
> i.MX 6UltraLite Applications Processor Reference Manual. If mmdc clk
> sources from pll4_main_clk(pll_a
On Tue, Jan 5, 2016 at 1:02 PM, Fabio Estevam wrote:
> From: Fabio Estevam
>
> Commit 08ad9b068afb88 (" ar8031: modify the config func of ar8031 to
> ar8021_config") selected 'ar8021_config' as the configuration function
> for AR8031.
>
> The correct would be to use 'ar8035_config' instead as AR8
From: Fabio Estevam
As per the AR8031 datasheet:
"For a reliable power on reset, suggest to keep asserting the reset
low long enough (10ms) to ensure the clock is stable and clock-to-reset
1ms requirement is satisfied."
So do as suggested and also add a 100us delay after deasserting the
reset l
From: Fabio Estevam
As per the AR8031 datasheet:
"For a reliable power on reset, suggest to keep asserting the reset
low long enough (10ms) to ensure the clock is stable and clock-to-reset
1ms requirement is satisfied."
So do as suggested and also add a 100us delay after deasserting the
reset l
From: Fabio Estevam
Commit 08ad9b068afb88 (" ar8031: modify the config func of ar8031 to
ar8021_config") selected 'ar8021_config' as the configuration function
for AR8031.
The correct would be to use 'ar8035_config' instead as AR8031/AR8035
have the same programming model and even share the same
2016-01-04 15:01 GMT+01:00 Purna Chandra Mandal :
> Signed-off-by: Paul Thacker
> Signed-off-by: Purna Chandra Mandal
>
> ---
>
> Changes in v2:
> - move ddr2 initialization from board/microchip/ to drivers/ddr/microchip
>
> arch/mips/mach-pic32/include/mach/ddr.h | 32
> drivers/Makefile
On Tue, Jan 05, 2016 at 09:01:17AM -0800, York Sun wrote:
>
>
> On 12/23/2015 07:40 AM, Bryan Hundven wrote:
> > York,
> >
> > Just checking if you had seen this patch?
> >
>
> Yes, I noticed. You rename P2020RDB to P2020RDB_PC. Do you have another patch
> using P2020RDB?
It may be irrelevant
On Tue, Jan 05, 2016 at 04:28:01PM -0200, Fabio Estevam wrote:
> On Mon, Jan 4, 2016 at 8:23 PM, Tom Rini wrote:
> > Hey all,
> >
> > I've tagged and uploaded 2016.01-rc4 now. I grabbed a few general
>
> Still can't see this tag.
I just checked and it says everything up to date for me. But the
On Mon, Jan 4, 2016 at 8:23 PM, Tom Rini wrote:
> Hey all,
>
> I've tagged and uploaded 2016.01-rc4 now. I grabbed a few general
Still can't see this tag.
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
+list
On 01/05/2016 09:22 AM, York Sun wrote:
> Tom,
>
> The following changes since commit 78680314c53a95c0bb25e942662979843b60d7b9:
>
> Merge branch 'master' of http://git.denx.de/u-boot-sunxi (2015-12-27
> 09:15:57
> -0500)
>
> are available in the git repository at:
>
>
> git://git.d
Hi Peng,
On 01/03/2016 11:10 PM, Peng Fan wrote:
> Add more entries for structure mxc_ccm_reg.
>
> Signed-off-by: Peng Fan
> Cc: Stefano Babic
> ---
> arch/arm/include/asm/arch-mx6/crm_regs.h | 87
>
> 1 file changed, 87 insertions(+)
>
> diff --git a/arch/ar
From: Fabio Estevam
As per the AR8031 datasheet:
"For a reliable power on reset, suggest to keep asserting the reset
low long enough (10ms) to ensure the clock is stable and clock-to-reset
1ms requirement is satisfied."
So do as suggested and also add a 100us delay after deasserting the
reset l
From: Fabio Estevam
As per the AR8031 datasheet:
"For a reliable power on reset, suggest to keep asserting the reset
low long enough (10ms) to ensure the clock is stable and clock-to-reset
1ms requirement is satisfied."
So do as suggested and also add a 100us delay after deasserting the
reset l
From: Fabio Estevam
Commit 08ad9b068afb88 (" ar8031: modify the config func of ar8031 to
ar8021_config") selected 'ar8021_config' as the configuration function
for AR8031.
The correct would be to use 'ar8035_config' instead as AR8031/AR8035
have the same programming model and even share the same
Hi Eric,
On Tue, Jan 5, 2016 at 3:54 PM, Eric Nelson wrote:
> The only thing I would add here is a set of constants to prevent the
> need to refer to the manual.
>
> The values differ in the i.MX6SDL to allow different meanings for DDR2,
> so this should suffice:
>
> #define RTT_NOM_Disabled
Hi Fabio,
On 01/05/2016 08:07 AM, Fabio Estevam wrote:
> Hi,
>
> Currently we have in arch/arm/cpu/armv7/mx6/ddr.c:
>
>/* MMDC Termination: rtt_nom:2 RZQ/2(120ohm), rtt_nom:1 RZQ/4(60ohm) */
>val = (sysinfo->rtt_nom == 2) ? 0x0007 : 0x0007;
>
> ,but the mx6 reference man
Change from york...@freescale.com to york@nxp.com.
Signed-off-by: York Sun
---
.mailmap |1 +
MAINTAINERS |6 +++---
board/freescale/ls2080a/MAINTAINERS |2 +-
board/freescale/mpc8572ds/MAINTAINERS |2 +-
4 files change
Hi Michal,
On Tue, Jan 5, 2016 at 7:44 AM, Michal Simek wrote:
> I have looked at these patches and I don't know why there is 100k
> limitation in cdns_i2c_set_bus_speed. DTS is using 400k in Linux without
> any problem.
Well I could statically calculate the values for 400K, too but anyway that
1 - 100 of 146 matches
Mail list logo
